

# N32G003x4/x5

# Datasheet

**N32G003 series based on 32-bit ARM Cortex-M0, runup to 48MHz, up to 29.5KB embedded flash, 3KB SRAM, 1x12bit 1Msps ADC, 1xCOMP, 2xUART, 1xI2C, 1xSPI.**

## Key features

### ● Core

- A 32-bit ARM Cortex-M0 core, Single-cycle hardware multiply instruction
- Run up to 48MHz

### ● Encrypted memory

- Up to 29.5KByte embedded Flash memory, data 100,000 cycling and 10 years retention
- Up to 3KB SRAM

### ● Power consumption mode

- Run mode: all peripherals are configurable
- Stop mode: TIM6, IWDG can be configured to work, SRAM data is maintained, and all IO states are maintained
- Power Down mode: All power supply off, support NRST, PA1\_WKUP0, PA2\_WKUP1 wake-up

### ● Clock

- HSI: Internal high-speed RC OSC 48MHz/40MHz(optional)
- LSI: Internal low-speed RC OSC 32KHz
- MCO: Support 1-way clock output, configurable HSI or LSI clock output that can be divided.

### ● Reset

- Support power-on/power-off/external pin reset
- Support programmable low voltage detection and reset
- Support watchdog reset, software reset

### ● Communication interface

- 2xUART, which supports asynchronous mode, multiprocessor communication mode, single-wire half-duplex mode
- 1xSPI, rate up to 12MHz
- 1xI2C, rate up to 1MHz, which can be configured in master/slave mode

### ● Analog interface

- 1x12bit 1Msps high-speed ADC , up to 9 external single-ended input channels and 1 internal channel connected to the 1.2V reference
- 1xhigh-speed analog comparator, positive terminal input supports four adjustable dropout voltages of 0mV/100mV/200mV/ 300mV

### ● Support up to 18 GPIOs that support multiplexing.

### ● 1xBeeper, support complementary output

### ● Timer counter

- 1x16-bit advanced timer counters, support input capture, output compare, each timer has 4 independent channels, 3 of which support 6 complementary PWM output

- 1x16-bit general purpose timer counters, each timer has 2 independent channels, supports input capture/output compare/PWM output
- 1x16-bit basic timer counter, supports STOP wake-up low-power mode
- 1x24-bit SysTick
- 1x12-bit Independent watchdog (IWDG)

- **Programming mode**

- Support SWD online debugging interface

- **Security features**

- CRC16 calculation
  - Support multiple read protection(RDP) levels (L0/L1/L2)

- **96-bit UID and 128-bit UCID**

- **Working conditions**

- Operating Voltage Range: 2V~5.5V
  - Operating Temperature Range: -40°C~105°C
  - ESD: ±4KV (HBM model), ±1KV (CDM model)

- **Package**

- QFN20(3mm x 3mm)
  - TSSOP20(6.5mm x 4.4mm)

- **Order model**

Series	Part Number
N32G003x5	N32G003F5S7, N32G003F5Q7
N32G003x4	N32G003F4S7, N32G003F4Q7

# Contents

<b>Key features.....</b>	<b>1</b>
<b>Contents .....</b>	<b>1</b>
<b>1 Product introduction.....</b>	<b>5</b>
1.1 Part number information .....	6
1.2 Devices list .....	7
<b>2 Function Introduction.....</b>	<b>8</b>
2.1 Processor core .....	8
2.2 Storage .....	8
2.2.1 Embedded FLASH memory.....	8
2.2.2 Embedded SRAM .....	8
2.2.3 Nested vector interrupt controller (NVIC) .....	8
2.3 External interrupt/event controller (EXTI).....	9
2.4 Clock system .....	9
2.5 Boot mode .....	10
2.6 Power supply scheme .....	10
2.7 Programmable voltage detector .....	11
2.8 Low power mode.....	11
2.9 Timer and watchdog .....	11
2.9.1 Basic timer (TIM6) .....	11
2.9.2 General-purpose timer (TIM3).....	12
2.9.3 Advanced timer (TIM1).....	12
2.9.4 SysTick timer (Systick).....	13
2.9.5 Watchdog (WDG) .....	13
2.10 I <sup>2</sup> C bus interface .....	13
2.11 Universal asynchronous transceiver (UART).....	14
2.12 Serial peripheral interface (SPI) .....	15
2.13 General purpose input/output interface (GPIO) .....	15
2.14 Analog/digital converter (ADC).....	16
2.15 Analog comparator (COMP) .....	16
2.16 Beeper .....	17
2.17 Cyclic redundancy check calculation unit (CRC) .....	17
2.18 Unique device serial number (UID) .....	17
2.19 Serial wire SWD debug port (SWD) .....	17
<b>3 Pin and description .....</b>	<b>18</b>
3.1 Pinouts.....	18
3.1.1 QFN20 .....	18
3.1.2 TSSOP20 .....	18
3.2 Pin definition.....	20
<b>4 Electrical characteristics .....</b>	<b>23</b>
4.1 Parameter conditions .....	23
4.1.1 Minimum and maximum values .....	23
4.1.2 Typical numerical values .....	23
4.1.3 Typical curves.....	23
4.1.4 Loading capacitor.....	23
4.1.5 Pin input voltage .....	23
4.1.6 Power supply scheme.....	24
4.1.7 Current consumption measurement.....	24
4.2 Absolute maximum ratings .....	25
4.3 Operating conditions .....	25
4.3.1 General operating conditions .....	25

4.3.2	Operating conditions at power-up and power-down .....	26
4.3.3	Reset and power control module features .....	26
4.3.4	Internal reference voltage.....	28
4.3.5	Power supply current characteristics.....	28
4.3.6	Internal clock source characteristics .....	29
4.3.7	Low-power mode wake-up time .....	30
4.3.8	FLASH characteristics .....	30
4.3.9	Electrical sensitivity.....	31
4.3.10	I/O port characteristics.....	31
4.3.11	NRST pin characteristics .....	33
4.3.12	TIM characteristics .....	34
4.3.13	IWDG characteristics .....	35
4.3.14	I2C characteristics .....	35
4.3.15	SPI characteristics .....	36
4.3.16	ADC electrical parameters.....	38
4.3.17	COMP characteristics .....	40
<b>5</b>	<b>Package Information.....</b>	<b>42</b>
5.1	QFN20.....	42
5.2	TSSOP20.....	43
5.3	Marking Information .....	44
<b>6</b>	<b>Version history .....</b>	<b>45</b>
<b>7</b>	<b>Notice.....</b>	<b>46</b>

## List of Tables

Table 1-1 N32G003 Series Resource Configuration .....	7
Table 2-1 Comparison of Timer functions.....	11
Table 3-1 Pin Definition .....	20
Table 4-1 Voltage characteristics.....	25
Table 4-2 Current characteristics .....	25
Table 4-3 Temperature characteristics .....	25
Table 4-4 General operating conditions.....	25
Table 4-5 Operating conditions at power-up and power-down.....	26
Table 4-6 Reset and power control module features.....	26
Table 4-7 Internal reference voltage .....	28
Table 4-8 Typical current consumption in RUN mode when running code from FLASH .....	28
Table 4-9 Typical current consumption in RUN mode when running code from FLASH .....	29
Table 4-10 Typical current consumption in STOP and PD mode.....	29
Table 4-11 HSI Oscillator characteristics <sup>(1)(2)</sup> .....	29
Table 4-12 LSI Oscillator characteristics <sup>(1)</sup> .....	30
Table 4-13 Low-power mode wake-up time.....	30
Table 4-14 FLASH characteristics.....	30
Table 4-15 Flash endurance and data retention period .....	31
Table 4-16 ESD characteristics.....	31
Table 4-17 Static Latch-up characteristics.....	31
Table 4-18 I/O static characteristics .....	31
Table 4-19 I/O AC characteristics .....	32
Table 4-20 NRST pin characteristics .....	33
Table 4-21 TIMx <sup>(1)</sup> characteristics .....	34
Table 4-22 IWDG counting maximum and minimum reset time (LSI = 32KHz) .....	35
Table 4-23 I2C interface characteristics .....	35
Table 4-24 SPI characteristics .....	36
Table 4-25 ADC characteristics.....	39
Table 4-26 ADC sampling time <sup>(1)</sup> .....	39
Table 4-27 ADC accuracy - limited test conditions <sup>(1)</sup> .....	39
Table 4-28 COMP characteristics .....	40

## List of Figures

Figure 1-1 N32G003 Block Diagram .....	5
Figure 1-2 N32G003 Series Part Number Information.....	6
Figure 2-1 Memory map .....	8
Figure 2-2 Clock Tree.....	10
Figure 3-1 N32G003 Series QFN20 pinout .....	18
Figure 3-2 N32G003 Series TSSOP20 pinout .....	19
Figure 4-1 pin loading conditions .....	23
Figure 4-2 Pin input voltage .....	24
Figure 4-3 Power supply scheme .....	24
Figure 4-4 Current consumption measurement.....	24
Figure 4-5 I/O AC characteristic definition .....	33
Figure 4-6 NRST pin protection recommended circuit design .....	34
Figure 4-7 I2C bus AC waveform and measurement circuit <sup>(1)</sup> .....	36
Figure 4-8 SPI sequence diagram - slave mode and CLKPHA=0 .....	37
Figure 4-9 SPI sequence diagram - slave mode and CLKPHA=1 <sup>(1)</sup> .....	38
Figure 4-10 SPI timing diagram-master mode <sup>(1)</sup> .....	38
Figure 4-11 ADC typical connection diagram .....	40
Figure 5-1 QFN20 package outline.....	42
Figure 5-2 TSSOP20 package outline.....	43
Figure 5-3 Marking information .....	44

## 1 Product introduction


N32G003 series microcontroller products use 32-bit ARM Cortex-M0® core, the highest operating frequency is 48MHz, integrated up to 29.5KB memory Flash, up to 3KB SRAM; Built-in a high-speed AHB bus, a low-speed peripheral bus APB and bus matrix, support up to 18 general-purpose I/O, provide a wealth of high-performance analog interfaces, including a 12-bit 1Msps ADC, support up to 9 external input channels, 1 high-speed comparator, and provide a variety of digital communication interfaces, including 2xUART, 1xI2C, 1xSPI.

The N32G003 series can operate stably in the temperature range of -40 °C to +105 °C, supply voltage from 2V to 5.5V, and provide a variety of power modes for users to choose from, meeting the requirements of low-power applications. This series is available in different packages with 20 pins.

N32G003 series microcontrollers are suitable for low-power electronic cigarettes, security, smart home, motor control, power management system and other application scenarios.


Figure 1-1 shows the bus block diagram of this series of products.

Figure 1-1 N32G003 Block Diagram



## 1.1 Part number information

Figure 1-2 N32G003 Series Part Number Information



## 1.2 Devices list

Table 1-1 N32G003 Series Resource Configuration

Part Number	N32G003F5Q7/F4Q7	N32G003F5S7/F4S7
Flash capacity (KB)	29.5/16	29.5/16
SRAM capacity (KB)	3	3
CPU frequency	ARM Cortex-M0 @48MHz	
Working environment	2~5.5V/-40~105°C	
Timer	General	1
	Advanced	1
	Basic	1
Communication interface	SPI	1
	I2C	1
	UART	2
GPIO	18	
12bit ADC	1x12bit	1x12bit
Number of channels	9Channel	9Channel
COMP	1	1
Beeper	1	1
Algorithm support	CRC16	CRC16
Security protection	Read protection (RDP)	
Package	QFN20	TSSOP20

## 2 Function Introduction


### 2.1 Processor core

The N32G003 family integrates the latest generation of embedded ARM Cortex®-M0 processors.

### 2.2 Storage

N32G003 series devices include embedded Flash memory and embedded SRAM, following figure shows the memory address mapping.

Figure 2-1 Memory map



#### 2.2.1 Embedded FLASH memory

Integrated 29.5K bytes embedded FLASH, used to store programs and data, page size of 512byte, supporting page erasing, word writing, word reading, half word reading, byte reading operations.

#### 2.2.2 Embedded SRAM

Integrated 3K bytes embedded SRAM. In STOP mode the SRAM data can be retained.

#### 2.2.3 Nested vector interrupt controller (NVIC)

The Nested Vector Interrupt Controller (NVIC) is closely linked to the processor core, enabling low latency interrupt processing and efficient processing of late interrupts. The nested vector interrupt controller manages interrupts

including core exceptions.

- 16 maskable interrupt channels (not including 16 Cortex®-M0 neutral line);
- 4 programmable priorities (using 2 bit interrupt priorities);
- Low latency exception and interrupt handling;
- Power management control;
- Realization of system control register;

## 2.3 External interrupt/event controller (EXTI)

The external interrupt/event controller contains 20 edge detectors for generating interrupt/event requests. Each input line can be independently configured as an event or interrupt, as well as three trigger types of rising edge, falling edge or bilateral edge, or can be shielded independently. The suspend register holds interrupt requests for status lines, and interrupt requests can be cleared by writing '1' to the corresponding bit of the suspend register..

## 2.4 Clock system


The device is available in a variety of clocks to choose from, including an internal high-speed RC oscillator HSI (48MHz or 40MHz) and an internal low-speed clock LSI (32KHz).

The HSI oscillator clock source is used to drive the system clock (SYSCLK).

The 32KHz low-speed internal RC is used as the secondary clock source, which can be selected to drive the independent watchdog (IWDG), TIM6 (for wake-up STOP mode).

Multiple prescalers can be used to configure the frequency of AHB and APB. The maximum frequency of AHB and APB is 48MHz.

Figure 2-2 Clock Tree



## 2.5 Boot mode

Boot from the FLASH Memory 0x08000000.

## 2.6 Power supply scheme

- VDD area: The voltage input range is 2V~5.5V, which mainly provides power input for Main Regulator, IO and clock reset system.
- VDDD area: The voltage regulator supplies power for the CPU, AHB, APB, SRAM, FLASH and most digital peripheral interfaces.

PWR is the power control module of the entire device, its main function is to control N32G003 to enter different power modes and can be awakened by other events or interrupts. N32G003 supports RUN, STOP and PD modes.

## 2.7 Programmable voltage detector

Integrated power-on reset (POR) and power-down reset (PDR) circuits are integrated to ensure that the system operates when the supply exceeds 2V, and when V<sub>DD</sub> falls below the set threshold (V<sub>POR/PDR</sub>), the device is placed in a reset state without using an external reset circuit. There is also a programmable voltage monitor (PWD) in the device that monitors the V<sub>DD</sub> supply and compares to the threshold V<sub>PVD</sub>, which generates an interrupt when V<sub>DD</sub> is below or above the threshold V<sub>PVD</sub>, and the interrupt handler can issue a warning message. The PVD function needs to be enabled through the program. For values for V<sub>POR/PDR</sub> and V<sub>PVD</sub>, refer to Table 4-6.

## 2.8 Low power mode

N32G003 is in RUN mode after system reset or power-on reset. When the CPU does not need to run(e.g. while waiting for an external event), you can choose to enter a low power mode to save power. It is up to the user to choose the best low-power mode between low power, short start-up time, and available wake-up sources.

N32G003 has the following two low power modes:

- STOP mode (most of the clocks are turned off, the voltage regulator is still running in low power mode)
- PD mode (V<sub>DDD</sub> power down mode, V<sub>DD</sub> retention, 2 WAKEUP IO and NRST can wake up)
- In addition, the following methods can also reduce the power consumption in RUN mode:
  - ◆ Reduce the system clock frequency
  - ◆ Turn off the unused peripheral clocks on the APB and AHB buses
  - ◆ Configure PWR\_CTRL4.STBFLH in RUN mode allows FLASH to enter deep standby mode.

## 2.9 Timer and watchdog

The N32G003 supports up to 1 advanced timer, 1 general-purpose timer, 1 base timer, as well as 1 watchdog timer and 1 system tick timer.

The following table compares the functions of advanced timer, general-purpose timer and basic timer:

Table 2-1 Comparison of Timer functions

Timer	Counter resolution	Counter type	Prescaler factor	Capture/compare channels	Complementary output
TIM1	16bit	Up, down, up/down	Any integer between 1 and 65536	4	Y
TIM3	16bit	Up, down, up/down	Any integer between 1 and 65536	2	N
TIM6	16bit	Up	Any integer between 1 and 65536	0	N

### 2.9.1 Basic timer (TIM6)

The basic timer contains a 16-bit counter, it also provides the ability to wake the system from a low-power mode.

The main functions of the basic timer include:

- 16-bit auto-reload up-counting counters.
- 16-bit programmable prescaler. (The frequency division factor can be configured with any value between 1 and 65536)
- The events that generate the interrupt are as follows:

- ◆ Update event
- Support STOP mode wake-up: When the clock source is configured as LSI, STOP mode can be awakened by updating interrupts (connected to EXTI19).

## 2.9.2 General-purpose timer (TIM3)

The general-purpose timers (TIM3) is mainly used in the following occasions: counting the input signal, measuring the pulse width of the input signal and generating the output waveform, etc.

The main functions of the general-purpose timer include:

- 16-bit auto-reload counters. (It can realize up-counting, down-counting, up/down counting)
- 16-bit programmable prescaler. (The frequency division factor can be configured with any value between 1 and 65536)
- TIM3 up to 2 channels
- Channel's working modes: PWM output, ouput compare, one-pulse mode output, input capture
- The events that generate the interrupt are as follows:
  - ◆ Update event
  - ◆ Trigger event
  - ◆ Input capture
  - ◆ Output compare
- Timer can be controlled by external signal
- Timers are linked internally for timer synchronization or chaining
- Supports capturing internal comparator output signals

## 2.9.3 Advanced timer (TIM1)

The advanced control timers (TIM1) is mainly used in the following occasions: counting the input signal, measuring the pulse width of the input signal and generating the output waveform, etc.

Advanced timers have complementary output function with dead-time insertion and break function. Suitable for motor control.

The main functions of the advanced timer include:

- 16-bit auto-reload counters. (It can realize up-counting, down-counting, up/down counting)
- 16-bit programmable prescaler. (The frequency division factor can be configured with any value between 1 and 65536)
- Programmable Repetition Counter
- TIM1 up to 5 channels.
- 4 capture/compare channels, the working modes are PWM output, ouput compare, one-pulse mode output, input capture.
- The events that generate the interrupt are as follows:
  - ◆ Update event
  - ◆ Trigger event
  - ◆ Input capture
  - ◆ Output compare
  - ◆ Break input
- Complementary outputs with adjustable dead-time
  - ◆ For TIM1, channel 1,2,3 support this feature

- Timer can be controlled by external signal
- Timers are linked internally for timer synchronization or chaining
- TIM1\_CC5 for COMP blanking

## 2.9.4 SysTick timer (Systick)

This timer is dedicated to real-time operating systems and can also be used as a standard decrement counter.

It has the following characteristics:

- 24 bit decrement counter
- Automatic reloading function
- A maskable system interrupt is generated when the counter is 0
- Programmable clock source

## 2.9.5 Watchdog (WDG)

Support for one watchdog independent watchdog (IWDG). It provides increased security, time accuracy.

### Independent Watchdog (IWDG)

The independent watchdog is based on a 12-bit decrement counter and a 3-bit prescaler. It is driven by a separate low-speed RC oscillator that remains active even if the master clock fails and operates in STOP modes. Once activated, if the dog is not fed (clears the watchdog counter) within the set time, the IWDG generates a reset when the counter counts to 0x000. It can be used to reset the entire system in the event of an application problem, or as a free timer to provide time-out management for applications. The option byte can be configured to start the watchdog software or hardware. Reset and low power wake up are available.

## 2.10 I<sup>2</sup>C bus interface

The device integrates up to one independent I<sup>2</sup>C bus interfaces, which provide multi-master function and control all I<sup>2</sup>C bus-specific timing, protocol, arbitration and timeout. Supports multiple communication rate modes (up to 1MHz), I<sup>2</sup>C modules have a variety of uses, including CRC code generation and verification.

The functions of the I<sup>2</sup>C interface are described as follows:

- ◆ This module can be used as master device or slave device;
- ◆ I<sup>2</sup>C master device function;
  - Generate a clock;
  - Generate start and stop signals;
- ◆ Function of I<sup>2</sup>C slave device
  - Programmable address detection;
  - The I<sup>2</sup>C interface supports 7-bit or 10-bit addressing and dual-slave address response capability in 7-bit slave mode.
  - Stop bit detection;
- ◆ Generate and detect 7-bit / 10-bit addresses and broadcast calls;
- ◆ Support different communication speeds;
  - Standard speed (up to 100 kHz);
  - Fast (up to 400 kHz);
  - Fast + (up to 1MHz);
- ◆ Status flags:
  - Transmitter/receiver mode flag;

- Byte transfer complete flag;
- I2C bus busy flag;
- ◆ Error flags:
  - Arbitration is missing in Master mode
  - Acknowledge (ACK) error after address/data transfer;
  - Error start or stop condition detected
  - Overrun or underrun when clock extending is disable;
- ◆ Interrupt vectors: event interrupt and error interrupt;
- ◆ Optional extend clock function
- ◆ Generation or verification of configurable PEC(Packet error detection)
  - In transmit mode, the PEC value can be transmitted as the last byte
  - PEC error check for the last received byte

## 2.11 Universal asynchronous transceiver (UART)

In the N32G003 series, two universal asynchronous transceivers (UART1 and UART2) are integrated.

UART1 and UART2 interfaces support asynchronous communication mode, multiprocessor communication mode, single-wire half-duplex communication mode.

Main features of USART are as follows:

- Full-duplex asynchronous communication
- Supports NRZ standard format
- Supports single-wire half-duplex communication
- Configurable baud rate
- Support serial data frame structure with 8 or 9 data bits, 1 or 2 stop bits
- Generation and checking of supported parity bits
- Support multi-processor communication mode, can enter mute mode, wake up by idle detection or address mark detection
- Support data overflow error detection, frame error detection, noise error detection, parity error detection
- 8 interrupt requests:
  - ✧ Transmit data register empty
  - ✧ Transmit complete
  - ✧ Receive data register full
  - ✧ Idle line detected
  - ✧ Data overflow detected
  - ✧ Frame error
  - ✧ Noise error
  - ✧ Parity error

Mode configuration:

UART modes	UART1	UART2
Asynchronous mode	support	support

UART modes	UART1	UART2
Multiprocessor communication	support	support
Half Duplex (Single wire mode)	support	support

## 2.12 Serial peripheral interface (SPI)

Supports 1 SPI interface. SPI allows the chip to communicate with external devices in half/full-duplex, synchronous, serial manner. This interface can be configured in master mode and provide a communication clock (SCK) for external slave devices. Interfaces can also operate in a multi-master configuration. It can be used for a variety of purposes, including two-wire simplex simultaneous transmission using a single bidirectional data line.

The main functions of SPI interfaces are as follows:

- Full duplex mode and simplex synchronous mode.
- Support master mode, slave mode and multi-master mode.
- Supports 8-bit or 16-bit data frame format.
- Data bit sequence programmable.
- NSS management by hardware or software.
- Clock polarity and phase programmable.

## 2.13 General purpose input/output interface (GPIO)

Supports 18 GPIO, divided into 2 groups (GPIOA/GPIOB), GPIOA have 16 pins, GPIOB has 2 pins. Each GPIO pin can be configured by software as output (push-pull or open drain), input (with or without pull-up or pull-down) or alternate peripheral function ports (output/input), most GPIO pins are shared with digital or analog reuse peripherals, some IO pins are also reused with clock pins. Except for ports with analog input function, all GPIO pins have the ability to pass through a large current.

GPIO ports have the following features:

- GPIO port can be configured with the following modes by software:
  - ◆ Input floating
  - ◆ Input pull-up
  - ◆ Input pull-down
  - ◆ Analog function
  - ◆ Open drain output and pull-up/pull-down can be configured
  - ◆ Push-pull output and pull-up/pull-down can be configured
  - ◆ Push-pull alternate function and pull-up/pull-down can be configured
  - ◆ Open-drain alternate function and pull-up/pull-down can be configured
- Individual bit setting or bit clearing function
- All I/O support external interrupt function
- All I/O support low power mode wake up, rising or falling edge configurable
  - ◆ 18 EXTI can be used for wake up in STOP mode, and all I/O can be reused as EXTI
  - ◆ NRST(PA0)/PA1/PA2 three wake up IOs can be used for PD mode wake up, I/O filtering time maximum 1us
- Supports software remapping I/O alternate function
- Support GPIO lock mechanism, reset the lock state to clear

Each I/O port bit can be programmed arbitrarily, but the I/O port register must be accessed as a 32-bit word (16-bit half-word or 8-bit byte are not allowed).

## 2.14 Analog/digital converter (ADC)

The 12-bit ADC is a high-speed analog-to-digital converter using successive approximation. It can measure 10 channel signal source. It has 9 external and 1 internal channel. Each channel of the A/D conversion performed in single, continuous or scan mode. ADC measurements are stored (left-aligned/ right-aligned) in 16-bit data registers. The application can detect that the input voltage is within user-defined high/low thresholds by analog watchdog and the maximum frequency of the input clock to the ADC is 24MHz.

The main features of ADC are described as follows:

- Supports 1 ADC, supports single-ended inputs, and can measure 9 external and 1 internal sources
- Supports 12-bit resolution with a maximum sampling rate of 1MSPS
- ADC clock source is divided into working clock source and timing clock source
  - ◆ HSI as the ADC\_CLK working clock source, up to 24M.
  - ◆ HSI as the ADC\_1MCLK timing clock source for internal timing functions, the frequency must be configured to 1MHz.
- Supports timer trigger ADC sampling
- Interrupts when conversion ends, and simulated watchdog events occur
- Support 2 conversion modes
  - ◆ Single conversion
  - ◆ Continuous conversion
- Scan mode supports up to any 5 channels, each channel has an independent result data register buffer
- All channel sampling intervals can be programmed uniformly
- Regular conversion has external triggering options
- ADC power supply requirements: 2.4V to 5.5V
- ADC input conversion range:  $0 \leq V_{IN} \leq VDD$ .

## 2.15 Analog comparator (COMP)

One comparator is embedded and can be used as a separate device (all comparator ports are led to I/O), or it can be combined with a timer to form cycle-by-cycle current control in motor control applications with the PWM output from the timer.

The main functions of comparator are as follows:

- ◆ Operate votage 2.4~5.5V
- ◆ A comparator with subtraction,support positive port input voltage(500mV~VDD-200mV) minus a reference voltage(300/200/100/0mV )
- ◆ Support filter clock
- ◆ Output polarity can be configured high and low
- ◆ The hysteresis configuration can be configured with none, low, medium, or high
- ◆ The comparison result can be output to the I/O port or trigger timer, which is used to capture events, OCREF\_CLR events, brake events, and generate interrupts
- ◆ Input channel can select I/O ports
- ◆ Can be equipped with read-only or read-write, it needs to be reset to unlock when locked

- ◆ Support blanking (Blanking), configurable blanking source to generate blanking, ,
- ◆ Filter window size can be configured
- ◆ Filter threshold size can be configured
- ◆ Sampling frequency for filtering can be configured

## 2.16 Beeper

The beeper module supports complementary outputs and can generate periodic signals to drive external passive buzzers. Used to generate a beep or the alarm to sound.

## 2.17 Cyclic redundancy check calculation unit (CRC)

Integrated CRC16 functions, the cyclic redundancy check (CRC) calculation unit is based on a fixed generation polynomial to obtain any CRC calculation results. In many applications, CRC-based techniques are used to verify data transfer or storage consistency.

The CRC has the following features:

- ◆ CRC16: supports polynomials  $X^{16} + X^{15} + X^2 + X^0$
- ◆ CRC16 calculation time: 1 AHB clock cycle (HCLK)
- ◆ The initial value for cyclic redundancy computing is configurable

## 2.18 Unique device serial number (UID)

N32G003 series products have two built-in unique device serial numbers of different lengths, which are 96-bit Unique Device ID (UID) and 128-bit Unique Customer ID (UCID). These two device serial numbers are stored in the system configuration block of flash memory. The information they contain is written at the time of delivery and is guaranteed to be unique to any of the N32G003 series microcontrollers under any circumstances and can be read by user applications or external devices through the CPU or SWD interface and cannot be modified.

The 96-bit UID is usually used as a serial number or password. When writing flash memory, this unique identifier is combined with software encryption and decryption algorithm to further improve the security of code in flash memory.

UCID is 128-bit, which complies with the definition of national technology chip serial number. It contains the information related to chip production and version.

## 2.19 Serial wire SWD debug port (SWD)


Embedded ARM SWD interface.

### 3 Pin and description

#### 3.1 Pinouts


##### 3.1.1 QFN20

Figure 3-1 N32G003 Series QFN20 pinout



##### 3.1.2 TSSOP20

Figure 3-2 N32G003 Series TSSOP20 pinout



### 3.2 Pin definition

Table 3-1 Pin Definition

Package		Pin name(function after reset)	Type <sup>(1)</sup>	I/O structure <sup>(2)</sup>	Alternate functions	
TSSOP20	QFN20				Alternate functions	Additional functions
1	18	PA14	I/O	TC	TIM1_CH2 TIM3_CH1 TIM3_CH2 TIM1_CH4 TIM1_ETR UART1_TX SPI_SCK BEEP	AIN6
2	19	PB0	I/O	TC	UART1_TX SPI_MISO TIM1_CH1 BEEPN EVENT_OUT	AIN7 COMP_INP
3	20	PB1	I/O	TC	UART1_RX SPI莫斯 TIM1_CH4 TIM3_ETR EVENT_OUT	AIN8 COMP_INM
4	1	NRST/PA0 <sup>(3)</sup>	I/O	RST/TC	Can be configured as an NRST pin or a normal IO pin	
5	2	PA1	I/O	TC	UART2_RX I2C_SDA TIM1_CH3 TIM3_CH1 TIM1_BKIN WKUP0	AIN0
6	3	PA2	I/O	TC	UART1_TX UART2_TX I2C_SCL TIM1_CH3N TIM3_CH2 WKUP1	AIN1
7	4	VSS	S	-	Power ground	
8	5	PA8 <sup>(3)</sup> (SWDIO)	I/O	TC	SWDIO UART2_TX I2C_SDA SPI_NSS TIM1_CH4 COMP_OUT	-
9	6	VDD	S	-	Power supply	

10	7	PA3	I/O	TC	UART1_RX SPI_NSS TIM1_CH3N TIM3_CH1 TIM3_CH2 TIM1_CH4	-
11	8	PA5	I/O	TC	I2C_SDA TIM1_BKIN TIM1_CH1N	AIN2 COMP_INP
12	9	PA4	I/O	TC	I2C_SCL TIM1_CH3N EVENT_OUT	COMP_INM
13	10	PA11	I/O	TC	TIM1_CH1 TIM1_CH1N TIM1_CH3 TIM3_CH1 TIM3_CH2 TIM1_CH4	-
14	11	PA13	I/O	TC	MCO TIM1_CH1N TIM1_CH2N TIM1_CH4 TIM3_CH1 TIM3_CH2	AIN5
15	12	PA15	I/O	TC	SPI_SCK TIM1_CH2 TIM1_ETR TIM3_CH1 TIM3_CH2 TIM1_CH4	-
16	13	PA6	I/O	TC	SPI_MOSI TIM1_CH1 TIM1_CH2N TIM3_CH1 TIM3_CH2 TIM1_CH4 TIM3_ETR	-

17	14	PA7	I/O	TC	SPI_MISO TIM1_CH2 TIM1_CH3 TIM3_CH1 TIM3_CH2 TIM1_CH4 UART2_RX	-
18	15	PA9 <sup>(3)</sup> (SWCLK)	I/O	TC	SWCLK UART2_TX I2C_SCL TIM1_BKIN TIM3_ETR UART2_RX <sup>(4)</sup>	-
19	16	PA10	I/O	TC	TIM1_CH3 TIM1_CH3N TIM3_CH1 TIM3_CH2 TIM1_CH4	AIN3
20	17	PA12	I/O	TC	TIM1_CH2 TIM1_CH2N TIM3_CH1 TIM3_CH2 TIM1_CH4 UART1_RX	AIN4

1.  $I = \text{input}$ ,  $O = \text{output}$ ,  $S = \text{power}$ ,  $\text{HiZ} = \text{High resistance}$
2.  $TC$ : Standard 5V I/O, RST: bidirectional reset pin with built-in weak pull-up resistor
3. During and immediately after the reset, the multiplexing function is not enabled, and the I/O port is configured as an analog input mode ( $\text{PMODE}[1:0]=2'b11$ ). But there are a few exception signals:
  - PA0 is configured as a normal GPIO or NRST pin via an option byte
  - After reset, the default state of the pins related to the debugging system is the SWD function, and the SWD pin is configured to input pull-up or pull-down mode:
    - PA9: SWCLK is configured as input pull-down mode
    - PA8: SWDIO is configured as input pull-up mode
4. Version A chips do not support PA9 multiplexing to UART2\_RX

## 4 Electrical characteristics

### 4.1 Parameter conditions

All voltages are based on VSS unless otherwise specified.

#### 4.1.1 Minimum and maximum values

Unless otherwise specified, all minimums and maximums will be guaranteed under the worst ambient temperature, supply voltage and clock frequency conditions by performing tests on 100% of the product on the production line at ambient temperatures  $T_A=25\text{ }^\circ\text{C}$ .

Note at the bottom of each form that data obtained through characterization results, design simulation and/or process characteristics will not be tested on the production; Base on characterization, the minimum and maximum values are obtained by taking the average of the samples tested and adding or subtracting three times the standard distribution (mean  $\pm 3\sum$ ).

#### 4.1.2 Typical numerical values

Unless otherwise specified, typical data is based on  $T_A=25\text{ }^\circ\text{C}$  and  $V_{DD}=3.3\text{V}$  ( $2\text{V} \leq V_{DD} \leq 5.5\text{V}$  voltage range). These data are only used for design guidance and not tested.


#### 4.1.3 Typical curves

Unless otherwise specified, typical curves are for design guidance only and have not been tested.

#### 4.1.4 Loading capacitor

The load conditions when measuring the pin parameters are shown in Figure 4-1.


Figure 4-1 pin loading conditions



#### 4.1.5 Pin input voltage


The measurement method of the input voltage on the pin is shown in Figure 4-2.

Figure 4-2 Pin input voltage



#### 4.1.6 Power supply scheme

Figure 4-3 Power supply scheme




1.  $n$  is the count of  $V_{DD}$ .

Note: Please refer to the hardware design guide for the capacitor connection method.

#### 4.1.7 Current consumption measurement

Figure 4-4 Current consumption measurement



## 4.2 Absolute maximum ratings

The load applied to the device may permanently damage the device if it exceeds the values given in the Absolute maximum rating list (Table 4-1, Table 4-2, Table 4-3). The maximum load that can be sustained is only given here, and it does not mean that the functional operation of the device under such conditions is correct. The reliability of the device will be affected when the device works for a long time under the maximum condition.

Table 4-1 Voltage characteristics

Symbol	Parameter	Min	Max	Unit
V <sub>DD</sub> - V <sub>SS</sub>	External supply voltage(including V <sub>DDA</sub> and V <sub>DD</sub> ) <sup>(1)</sup>	-0.3	5.5	V
V <sub>IN</sub>	Input voltage on any I/O and control pins	V <sub>SS</sub> - 0.3	V <sub>DD</sub> + 0.3	
ΔV <sub>DDx</sub>	Voltage difference between different power supply pins	-	50	mV
V <sub>SSx</sub> - V <sub>SS</sub>	Voltage difference between different ground pins	-	50	
V <sub>ESD(HBM)</sub>	ESD electrostatic discharge voltage (human body model)	See section 4.3.9		

1. All power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to an external power supply within the allowable range.

Table 4-2 Current characteristics

Symbol	Parameter	Max	Unit
I <sub>VDD</sub>	Total current into V <sub>DD</sub> /V <sub>DDA</sub> power lines <sup>(1)</sup>	200	mA
I <sub>VSS</sub>	Total current out of V <sub>SS</sub> ground lines <sup>(1)</sup>	200	
I <sub>IO</sub>	Output current sunk by any I/O and control pin	16	mA
	Output current source by any I/O and control pins	-16	
I <sub>INJ(PIN)</sub> <sup>(2)</sup>	Injected current of NRST pin	0/-5	
	Injected current of other pins	+/-5	

1. All power supply (V<sub>DD</sub>) and ground (V<sub>SS</sub>) pins must always be connected to the external allowable range of the power supply system.
2. Reverse injection of current can interfere with the analog performance of the device. See Section 4.3.16.

Table 4-3 Temperature characteristics

Symbol	Parameter	Value	Unit
T <sub>STG</sub>	Storage temperature range	-40 ~ + 150	°C
T <sub>J</sub>	Maximum junction temperature	125	°C

## 4.3 Operating conditions

### 4.3.1 General operating conditions

Table 4-4 General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>HCLK</sub>	AHB clock frequency	-	0	48	MHz
f <sub>PCLK</sub>	APB clock frequency	-	0	48	
V <sub>DD</sub>	Standard operating voltage	-	2	5.5	V
	When using an ADC, analog partial operating voltage	-	2.4	5.5	V
	When using an COMP, analog partial operating voltage	-	2.4	5.5	V

T <sub>A</sub>	Temperature range	7 suffix version	-40	105	°C
T <sub>J</sub>	Junction temperature range	7 suffix version	-40	125	°C

### 4.3.2 Operating conditions at power-up and power-down

The parameters given in the following table are based on testing under the ambient temperature listed in Table 4-4.

Table 4-5 Operating conditions at power-up and power-down

Symbol	Parameter	Conditions	Min	Max	Unit
t <sub>VDD</sub>	V <sub>DD</sub> rising time rate	From 0 to V <sub>DD</sub>	20	$\infty$	$\mu\text{s}/\text{V}$
	V <sub>DD</sub> falling time rate	From V <sub>DD</sub> to 0	50	$\infty$	$\mu\text{s}/\text{V}$

### 4.3.3 Reset and power control module features

The parameter test conditions in the following table are based on Table 4-4.

Table 4-6 Reset and power control module features

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>PVD</sub>	Rising	PVD[3:0]=0	1.68	1.88	2.08	V
	Falling	PVD[3:0]=0	1.58	1.78	1.98	
	Rising	PVD[3:0]=1	1.88	2.08	2.28	
	Falling	PVD[3:0]=1	1.78	1.98	2.18	
	Rising	PVD[3:0]=2	2.08	2.28	2.48	
	Falling	PVD[3:0]=2	1.98	2.18	2.38	
	Rising	PVD[3:0]=3	2.28	2.48	2.68	
	Falling	PVD[3:0]=3	2.18	2.38	2.58	
	Rising	PVD[3:0]=4	2.48	2.68	2.88	
	Falling	PVD[3:0]=4	2.38	2.58	2.78	
	Rising	PVD[3:0]=5	2.68	2.88	3.08	
	Falling	PVD[3:0]=5	2.58	2.78	2.98	
	Rising	PVD[3:0]=6	2.86	3.08	3.3	
	Falling	PVD[3:0]=6	2.76	2.98	3.2	
	Rising	PVD[3:0]=7	3.06	3.28	3.5	
	Falling	PVD[3:0]=7	2.96	3.18	3.4	
	Rising	PVD[3:0]=8	3.26	3.48	3.7	
	Falling	PVD[3:0]=8	3.16	3.38	3.6	
	Rising	PVD[3:0]=9	3.46	3.68	3.9	
	Falling	PVD[3:0]=9	3.36	3.58	3.8	
	Rising	PVD[3:0]=10	3.66	3.88	4.1	
	Falling	PVD[3:0]=10	3.56	3.78	4	
	Rising	PVD[3:0]=11	3.82	4.08	4.34	
	Falling	PVD[3:0]=11	3.72	3.98	4.24	
	Rising	PVD[3:0]=12	4.02	4.28	4.54	
	Falling	PVD[3:0]=12	3.92	4.18	4.44	
	Rising	PVD[3:0]=13	4.22	4.48	4.74	
	Falling	PVD[3:0]=13	4.12	4.38	4.64	

	Rising	PVD[3:0]=14	4.42	4.68	4.94	
	Falling	PVD[3:0]=14	4.32	4.58	4.84	
	Rising	PVD[3:0]=15	4.62	4.88	5.14	
	Falling	PVD[3:0]=15	4.52	4.78	5.04	
V <sub>PVDhyst</sub> <sup>(1)</sup>	PVD hysteresis	-	80	100	125	mV
V <sub>LVR</sub>	Rising	LVR[3:0]=0	1.68	1.88	2.08	V
	Falling	LVR[3:0]=0	1.58	1.78	1.98	
	Rising	LVR[3:0]=1	1.88	2.08	2.28	
	Falling	LVR[3:0]=1	1.78	1.98	2.18	
	Rising	LVR[3:0]=2	2.08	2.28	2.48	
	Falling	LVR[3:0]=2	1.98	2.18	2.38	
	Rising	LVR[3:0]=3	2.28	2.48	2.68	
	Falling	LVR[3:0]=3	2.18	2.38	2.58	
	Rising	LVR[3:0]=4	2.48	2.68	2.88	
	Falling	LVR[3:0]=4	2.38	2.58	2.78	
	Rising	LVR[3:0]=5	2.68	2.88	3.08	
	Falling	LVR[3:0]=5	2.58	2.78	2.98	
	Rising	LVR[3:0]=6	2.86	3.08	3.3	
	Falling	LVR[3:0]=6	2.76	2.98	3.2	
	Rising	LVR[3:0]=7	3.06	3.28	3.5	
	Falling	LVR[3:0]=7	2.96	3.18	3.4	
	Rising	LVR[3:0]=8	3.26	3.48	3.7	
	Falling	LVR[3:0]=8	3.16	3.38	3.6	
	Rising	LVR[3:0]=9	3.46	3.68	3.9	
	Falling	LVR[3:0]=9	3.36	3.58	3.8	
	Rising	LVR[3:0]=10	3.66	3.88	4.1	
	Falling	LVR[3:0]=10	3.56	3.78	4	
	Rising	LVR[3:0]=11	3.82	4.08	4.34	
	Falling	LVR[3:0]=11	3.72	3.98	4.24	
	Rising	LVR[3:0]=12	4.02	4.28	4.54	
	Falling	LVR[3:0]=12	3.92	4.18	4.44	
	Rising	LVR[3:0]=13	4.22	4.48	4.74	
	Falling	LVR[3:0]=13	4.12	4.38	4.64	
	Rising	LVR[3:0]=14	4.42	4.68	4.94	
	Falling	LVR[3:0]=14	4.32	4.58	4.84	
	Rising	LVR[3:0]=15	4.62	4.88	5.14	
	Falling	LVR[3:0]=15	4.52	4.78	5.04	
V <sub>LVRhyst</sub> <sup>(1)</sup>	LVR hysteresis	-	80	100	125	mV
V <sub>POR/PDR</sub>	VDD Power on/down Reset threshold	-	-	1.53	-	V
T <sub>RSSTTEMPO</sub> <sup>(1)</sup>	Reset temporization	-	-	150		us

1. Guaranteed by design, not tested in production.

#### 4.3.4 Internal reference voltage

The parameter test conditions in the following table are based on Table 4-4.

Table 4-7 Internal reference voltage

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{REFINT}$	Internal reference voltage	$-40^{\circ}\text{C} < T_A < +105^{\circ}\text{C}$	-	1.21	-	V
$T_{S\_vrefint}^{(1)}$	When reading the internal reference voltage, the sampling time of the ADC	PLS[3:0]=0001 (Rising edge), $f_{ADC\_CLK}=24\text{M}$	-	15.8	-	$\mu\text{s}$

1. The shortest sampling time is obtained through multiple loops in the application.

#### 4.3.5 Power supply current characteristics

Current consumption is a combination of several parameters and factors, including operating voltage, ambient temperature, load of I/O pins, software configuration of the product, operating frequency, I/O pin flip rate, program location in memory, and code executed.

The measurement method of current consumption is illustrated in Figure 4-4.

All of the current consumption measurements given in this section are while executing a reduced set of code.

##### 4.3.5.1 Maximum current consumption

The chip test conditions are as follows:

- All I/O pins are in input mode and connected to a static level— $V_{DD}$  or  $V_{SS}$  (no load).
- All peripherals are in the off state, unless otherwise specified.
- The access time of flash memory is adjusted to the frequency of  $f_{HCLK}$  (0~24MHz is 0 waiting period, 24~48MHz is 1 waiting period).
- The command prefetch function is enabled (Note: this parameter must be set before setting the clock and bus frequency division).
- When the peripheral is turned on:  $f_{PCLK} = f_{HCLK}$ .

The parameter test conditions in the following table are based on Table 4-4.

Table 4-8 Typical current consumption in RUN mode when running code from FLASH

Symbol	Parameter	Conditions	$f_{HCLK}$	Typ <sup>(1)</sup>		Unit
				$T_A = 105^{\circ}\text{C}$		
$I_{DD}$	Supply current in RUN mode	External clock <sup>(2)</sup> , Enable all peripherals	48MHz	4.92		mA
			40MHz	4.03		
			24MHz	3.0		
			8MHz	2.01		
		External clock <sup>(2)</sup> , Disable all peripherals	48MHz	4.0		
			40MHz	3.3		
			24MHz	2.51		
			8MHz	1.8		

1. Guaranteed by characterization, not tested in production.

##### 4.3.5.2 Typical current consumption

The chip test conditions are as follows:

- All I/O pins are in input mode and connected to a static level— $V_{DD}$  or  $V_{SS}$  (no load).
- All peripherals are in the off state, unless otherwise specified.

- The access time of flash memory is adjusted to the frequency of  $f_{HCLK}$  (0~24MHz is 0 waiting period, 24~48MHz is 1 waiting period).
- The command prefetch function is enabled (Note: this parameter must be set before setting the clock and bus frequency division).
- When the peripheral is turned on:  $f_{PCLK} = f_{HCLK}$ ,  $f_{ADCCLK} = f_{PCLK}/2$ .

The parameter test conditions in the following table are based on Table 4-4.

Table 4-9 Typical current consumption in RUN mode when running code from FLASH

Symbol	Parameter	Conditions	$f_{HCLK}$	Typ <sup>(1)</sup>		Unit
				Enable all peripherals <sup>(2)</sup>	Disable all peripherals	
I <sub>DD</sub>	Current in RUN mode	Internal high-speed RC oscillator (HSI)	48MHz	4.91	3.99	mA
			40MHz	4.02	3.28	
			24MHz	2.98	2.49	
			8MHz	1.94	1.74	

1. The typical value is obtained by testing at  $T_A=25^\circ C$   $V_{DD}=3.3V$ .

#### 4.3.5.3 Low power mode current consumption

The microcontroller is under the following conditions:

- All I/O pins are in input mode and are connected to a static level —  $V_{DD}$  or  $V_{SS}$  (no load).
- All peripherals are disabled unless otherwise noted.

Table 4-10 Typical current consumption in STOP and PD mode

Symbol	Parameter	Condition	Typ <sup>(1)</sup>	Max <sup>(1)</sup>	Unit
			$V_{DD} = 3.3 V$		
I <sub>DD_STOP</sub>	Current in STOP mode	LSI=32KHz, HCLK off, 3KB SRAM hold, all GPIO status hold, register hold.	2	-	uA
I <sub>DD_PD</sub>	Current in PD mode	All functional modules are turned off and support 2-way IO wake-up	0.5	-	uA

2. The typical value/maximum value is tested is obtained by testing at  $T_A=25^\circ C$ .

#### 4.3.6 Internal clock source characteristics

The characteristic parameters given in the following table were measured using ambient temperature and supply voltage in accordance with Table 4-4.

##### 4.3.6.1 High-speed internal (HSI) RC oscillator

Table 4-11 HSI Oscillator characteristics <sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f <sub>HSI</sub>	Frequency	HSI=48M , $V_{DD}=3.3V$ , $T_A = 25^\circ C$ , After calibration	47.52 <sup>(3)</sup>	48	48.48 <sup>(3)</sup>	MHz
		HSI=40M , $V_{DD}=3.3V$ , $T_A = 25^\circ C$ , After calibration	39.6 <sup>(3)</sup>	40	40.4 <sup>(3)</sup>	MHz
DuC <sub>HSI</sub>	Duty cycle	-	45	-	55	%
ACC <sub>HSI</sub>	The temperature drift of the HSI oscillator <sup>(4)</sup>	$V_{DD}=3.3V$ , $T_A = -40\sim105^\circ C$ , Temperature drift	-3.5	-	1.5	%
		$V_{DD}=3.3V$ , $T_A = -20\sim85^\circ C$ , Temperature drift	-2.5	-	1	%

		V <sub>DD</sub> =3.3V, T <sub>A</sub> = 0~70°C, Temperature drift	-1.5	-	1	%
t <sub>SU(HSI)</sub>	HSI startup Time	-	2	-	7	μs
I <sub>DD(HSI)</sub>	HSI power consumption	-	-	250	400	μA

1. Unless otherwise specified, V<sub>DD</sub> = 3.3V, T<sub>A</sub> = -40~105°C.
2. Guaranteed by design, not tested in production.
3. Production calibration accuracy, excluding welding effects. Welding brings about 1% frequency deviation range.
4. Frequency deviation includes the effect of welding, data is from sample testing, not tested in production.

#### 4.3.6.2 Low-speed internal (LSI) RC oscillator

Table 4-12 LSI Oscillator characteristics <sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f <sub>LSI</sub> <sup>(2)</sup>	Frequency	V <sub>DD</sub> =3.3V, T <sub>A</sub> = 25°C, After calibration	31	32	33	KHz
		V <sub>DD</sub> =2V ~5.5V, T <sub>A</sub> = -40~105°C	26	32	38	KHz
t <sub>SU(LSI)</sub> <sup>(2)</sup>	LSI Startup Time		-	30	80	μs
I <sub>DD(LSI)</sub> <sup>(2)</sup>	LSI driving current		-	0.3	-	μA

1. Unless otherwise specified, V<sub>DD</sub> = 3.3V, T<sub>A</sub> = -40~105°C.
2. Guaranteed by design, not tested in production.

#### 4.3.7 Low-power mode wake-up time

The wake-up time listed in Table 4-20 is measured during the wake-up phase of an 48MHz HSI RC oscillator. The clock source used when waking up depends on the current operating mode:

- STOP or PD mode: clock source is RC oscillator

The parameter test conditions in the following table are based on Table 4-4.

Table 4-13 Low-power mode wake-up time

Symbol	Parameter	Typ	Unit
t <sub>WUSTOP</sub> <sup>(1)</sup>	Wake up from STOP mode	22	us
t <sub>WUPD</sub> <sup>(1)</sup>	Wake up from PD mode	560	us

1. The measurement of the wake-up time is from the start of the wake-up event to the user program reading the first instruction.

#### 4.3.8 FLASH characteristics

Unless otherwise specified, all characteristic parameters are obtained at T<sub>A</sub> = -40~105°C.

Table 4-14 FLASH characteristics

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Typ <sup>(1)</sup>	Max <sup>(1)</sup>	Unit
t <sub>PROG</sub>	Word programming time(32-bit)	T <sub>A</sub> = -40~105°C	-	175	-	μs
t <sub>ERASE</sub>	Page erase time(512Bytes)	T <sub>A</sub> = -40~105°C	-	2.27	-	ms
t <sub>ME</sub>	Mass erase time	T <sub>A</sub> = -40~105°C; BOOT UNLOCK	-	70.6	-	ms
		T <sub>A</sub> = -40~105°C; BOOT LOCK	-	132.8	-	ms
I <sub>DD</sub>	Current <sup>(1)</sup>	Read, f <sub>HCLK</sub> =48MHz, V <sub>DD</sub> =3.3V	-	2	2.4	mA

		Write, $f_{HCLK}=48MHz$ , $V_{DD}=3.3V$	-	-	1.2	mA
		Erase, $f_{HCLK}=48MHz$ , $V_{DD}=3.3V$	-	-	0.6	mA
		PD/STOP mode, $V_{DD}=3.3\sim3.6V$	-	-	150	$\mu A$

1. Guaranteed by design, not tested in production.

Table 4-15 Flash endurance and data retention period

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Unit
$N_{END}$	Endurance(Note: erasing and writing cycle)	$T_A = -40\sim105^\circ C$	100	kcycles
$t_{RET}$	Data retention	$T_A = 105^\circ C$ , after 1000 erasing cycle <sup>(1)</sup>	10	years

1. Guaranteed by characterization, not tested in production.

### 4.3.9 Electrical sensitivity

Based on three different tests (ESD, LU), a specific measurement method is used to test the strength of the chip to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharge (a positive pulse followed by a negative pulse one second later) is applied to all pins of all samples.

Table 4-16 ESD characteristics

Symbol	Parameter	Conditions	Class	Max <sup>(1)</sup>	Unit
$V_{ESD(HBM)}$	Electrostatic discharge voltage (human body model)	$T_A = +25^\circ C$ , In accordance with MIL-STD-883K Method 3015.9	2	4000	V
$V_{ESD(CDM)}$	Electrostatic discharge voltage (charged device model)	$T_A = +25^\circ C$ , In accordance with ESDA/JEDEC JS-002-2018			

1. Guaranteed by characterization, not tested in production.

#### Static Latch-up(LU)

To evaluate the locking performance, two complementary static latch-up tests were performed on six samples:

- Supply voltage exceeding limit for each power pin.
- Current is injected into each input, output, and configurable I/O pin.

This test conforms to EIA/JESD78E IC latch standard.

Table 4-17 Static Latch-up characteristics

Symbol	Parameter	Conditions	Class
LU	Static Latch-up	$T_A = +105^\circ C$ , conforming to JESD78E	II level A

### 4.3.10 I/O port characteristics

#### Generic input/output characteristics

The parameter test conditions in the following table are based on Table 4-4. All I/O ports are CMOS and TTL compatible.

Table 4-18 I/O static characteristics

Symbol	Parameter	VDD	Conditions	Min	Max	Unit

V <sub>IL</sub>	Low level input voltage	5	-	-	0.3×VDD	V
		3.3	-	-	0.8	
		2	-	-	0.2×VDD	
V <sub>IH</sub>	High level input voltage	5	-	0.7×VDD	-	
		3.3	-	2.0	-	
		2	-	0.8×VDD	-	
V <sub>hys</sub>	Schmitt trigger voltage hysteresis <sup>(1)</sup>	5/3.3/2	-	0.1×VDD	-	V
I <sub>lk<sup>g</sup></sub> <sup>(2)</sup>	Input leakage current IIH	5/3.3/2	-	-	1	$\mu$ A
	Input leakage current III	5/3.3/2	-	-1	-	
V <sub>OH</sub>	Output high level voltage	5	High driving Imin=16mA low driving Imin=8mA	VDD-0.8	-	V
		3.3	High driving Imin=8mA low driving Imin=4mA	2.4	-	
		2	High driving Imin=4mA low driving Imin=2mA	VDD-0.45	-	
V <sub>OL</sub>	Output low level voltage	5	High driving Imin=16mA low driving Imin=8mA	-	0.7	
		3.3	High driving Imin=8mA low driving Imin=4mA	-	0.45	
		2	High driving Imin=4mA low driving Imin=2mA	-	0.4	
R <sub>PU</sub>	Weak pull-up equivalent resistor	5/3.3/2	-	20	100	kΩ
R <sub>PD</sub>	Weak pull-down equivalent resistor	5/3.3/2	-	20	100	kΩ
C <sub>IO</sub>	I/O pin capacitance	5/3.3/2	-	-	10	pF

- The hysteresis voltage of the Schmitt trigger switching level. Guaranteed by characterization, not tested in production.
- If there is negative current in the adjacent pin, the leakage current may be higher than the maximum value.

### Input and output AC characteristics


The parameter test conditions in the following table are based on Table 4-4.

Table 4-19 I/O AC characteristics

VDD	Conditions			Rise/Fall Time (ns)			Propagation Delay (ns)		
	Driving	Slew Rate	CLoading( pf)	Min	Typ	Max	Min	Typ	Max
	Strength	Control							
5V(4.5~5.5)	Low (DR=1)	Slow (SR=1)	25	2.56	3.68	6.01	3.96	5.87	9.57
			50	4.76	6.87	11.3	5.01	7.32	11.8
			100	9.24	12.2	21.9	7.46	10.7	17.1
		Fast (SR=0)	25	2.4	3.47	5.71	3.34	5	8.18
			50	4.66	6.72	11.1	4.56	6.69	10.9
			100	9.19	13.3	21.8	7.02	10.1	16.2
	High (DR=0)	Slow (SR=1)	25	1.59	2.28	3.6	3.56	5.33	8.8
			50	2.54	3.65	5.96	4.16	6.17	10.1
			100	4.7	6.83	11.2	5.22	7.64	12.3
		Fast (SR=0)	25	1.32	1.89	3.05	3	4.57	7.58
			50	2.38	3.44	5.65	3.54	5.3	8.7
			100	4.63	6.66	11	4.57	6.72	10.8
3.3V(2.7~3.6)	Low (DR=1)	Slow (SR=1)	25	3.32	5.02	9.31	4.74	7.32	13.6
			50	6.06	9.23	17.4	6.27	9.57	17.7

			100	11.7	17.9	33.6	9.31	14	25.8
1.8V(1.62~2)	High (DR=0)	Fast (SR=0)	25	3.06	4.67	8.79	4.17	6.52	12.2
			50	5.91	9.02	17	5.69	8.75	16.2
			100	11.7	17.8	33.5	8.73	13.2	24.3
		Slow (SR=1)	25	2.08	3.16	5.84	3.93	6.12	11.4
		Fast (SR=0)	50	3.34	5.05	9.27	4.72	7.3	13.6
			100	5.97	9.16	17.2	6.25	9.54	17.6
			25	1.75	2.66	4.91	3.41	5.41	10.2
		Slow (SR=1)	50	3	4.62	8.67	4.16	6.51	12.2
			100	5.87	8.92	16.8	5.66	8.72	16.2
			25	6.08	10.2	18.1	8.41	14.5	26.6
		Fast (SR=0)	50	11	18.4	32.9	11	18.9	34.5
			100	21	35	64	16.3	27.6	49.5
			25	5.58	9.34	16.7	7.38	12.8	23.7
		Slow (SR=1)	50	10.6	17.7	32.3	9.98	17.2	31.6
			100	20.8	34.6	63.5	15.2	25.9	43.7
			25	3.77	6.37	11.4	7.05	12.2	22.5
		High (DR=0)	50	6.11	10.3	18.2	8.42	14.5	26.6
			100	10.9	18.3	32.7	11.4	18.9	34.5
			25	3.24	5.49	9.8	6.14	10.7	20
		Fast (SR=0)	50	5.61	9.4	16.5	7.41	12.9	23.8
			100	10.6	17.6	32	10	17.2	31.6

Figure 4-5 I/O AC characteristic definition



#### 4.3.11 NRST pin characteristics

NRST pin is integrated with pull-up resistor. Unless otherwise specified, the parameter test conditions in the following table are based on Table 4-4.


Table 4-20 NRST pin characteristics

Symbol	Parameter	VDD	Conditions	Min	Typ	Max	Unit
$V_{IL(NRST)}^{(1)}$	NRST low level input voltage	2V~5.5V	-	-	-	0.3VDD	V
$V_{IH(NRST)}^{(1)}$	NRST high level input voltage	2V~5.5V	-	0.75VDD	-	-	
$V_{hys(NRST)}$	NRST schmitt trigger voltage hysteresis	2V~5.5V	-	115	220	315	mV
$V_{OL(NRST)}^{(1)}$	NRST output low level voltage	5V	High driving Imin=16mA low driving Imin=8mA	-	-	0.7	V
		3.3V	High driving Imin=8mA low driving	-	-	0.45	

			Imin=4mA				
		2V	High driving Imin=4mA low driving Imin=2mA	-	-	0.4	
V <sub>OH(NRST)<sup>(1)</sup></sub>	NRST output high level voltage	5V	High driving Imin=16mA low driving Imin=8mA	VDD-0.8	-	-	
		3.3V	High driving Imin=8mA low driving Imin=4mA	2.4	-	-	
		2V	High driving Imin=4mA low driving Imin=2mA	VDD-0.45	-	-	
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(2)</sup>	2V~5.5V	-	30	60	70	kΩ
V <sub>F(NRST)<sup>(1)</sup></sub>	NRST input filter pulse	2V	-	-	-	100	ns
		3V~3.6V	-	-	-	100	
		4.5V~5.5V	-	-	-	50	
V <sub>NF(NRST)<sup>(1)</sup></sub>	NRST input unfiltered pulse	2V	-	650	-	-	ns
		3V~3.6V	-	300	-	-	
		4.5V~5.5V	-	200	-	-	

- Guaranteed by design, note tested in production
- The pull-up resistor is designed as true resistor for a not switchable PMOS implementation, The resistance of this PMOS switch is very small (about 10%).

Figure 4-6 NRST pin protection recommended circuit design



- The reset network is to prevent parasitic reset.
- The user must ensure that the potential of the NRST pin can be lower than the maximum V<sub>IL(NRST)</sub>, otherwise the MCU cannot be reset.

#### 4.3.12 TIM characteristics

The parameters listed are guaranteed by design.

Table 4-21 TIMx <sup>(1)</sup> characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
	Timer resolution time	-	1	-	t <sub>TIMxCLK</sub>

$t_{res(TIM)}$		$f_{TIMxCLK} = 48MHz$	20.8	-	ns
$f_{EXT}^{(2)}$	Timer external clock frequency on CH1 to CH4	-	0	$f_{TIMxCLK}/2$	MHz
		$f_{TIMxCLK} = 48MHz$	0	24	MHz
$ReSTIM$	Timer resolution	-	-	16	Bits
$t_{COUNTER}$	Select the internal clock, 16-bit counter clock cycle	-	1	65536	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 48MHz$	0.0208	1365	$\mu s$
$t_{MAX\_COUNT}$	Maximum count	-	-	$65536 \times 65536$	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 48MHz$	-	89.478	s

1. x can be 1, 3, 6.
2. TIM1 is CH1~CH4, TIM3 is CH1~CH2, TIM6 is not applicable

### 4.3.13 IWDG characteristics

Table 4-22 IWDG counting maximum and minimum reset time (LSI = 32KHz)

Prescaler	IWDG_PREDIV.PD[2:0]	Min <sup>(1)</sup> IWDG_RELV.REL[11:0]=0	Max <sup>(1)</sup> IWDG_RELV.REL[11:0]=0xFFFF	Unit
/4	000	0.125	512	ms
/8	001	0.25	1024	
/16	010	0.5	2048	
/32	011	1	4096	
/64	100	2	8192	
/128	101	4	16384	
/256	11x	8	32768	

1. Guaranteed by design, not tested in production.

### 4.3.14 I2C characteristics

Unless otherwise specified, the parameters use ambient temperature,  $f_{PCLK}$  frequency, and  $V_{DD}$  supply voltage in accordance with Table 4-4.

The I<sup>2</sup>C interface of the N32G003 product conforms to the standard I<sup>2</sup>C communication protocol, but has the following limitations: SDA and SCL are not "true" open leak pins, and when configured for open leak output, the PMOS tube between the pin and  $V_{DD}$  is closed, but still exists.

I<sup>2</sup>C interface features are shown in the following table. See Section 4.3.10 for details about the features of the input/output multiplexing function pins (SDA and SCL).


Table 4-23 I2C interface characteristics

Symbol	Parameter	Standard model		Fast mode		Fast+ mode		Unit
		Min	Max	Min	Max	Min	Max	
$f_{SCL}$	I2C interface frequency	0	100	0	400	0	1000	KHz
$t_{h(STA)}$	Start condition holding time <sup>(1)</sup>	4.0	-	0.6	-	0.26	-	$\mu s$
$t_{w(SCLL)}$	SCL clock low time <sup>(1)</sup>	4.7	-	1.3	-	0.5	-	$\mu s$
$t_{w(SCLH)}$	SCL clock high time <sup>(1)</sup>	4.0	-	0.6	-	0.26	-	$\mu s$
$t_{su(STA)}$	Setup time of repeated starting conditions <sup>(1)</sup>	4.7	-	0.6	-	0.26	-	$\mu s$
$t_{h(SDA)}$	SDA data hold time <sup>(1)</sup>	-	3.4	-	0.9	-	0.4	$\mu s$
$t_{su(SDA)}$	SDA setup time <sup>(1)</sup>	250	-	100	-	50	-	ns
$t_{r(SDA)}$ $t_{r(SCL)}$	SDA and SCL rising time <sup>(1)</sup>	-	1000	20+0.1Cb	300	-	120	ns
$t_{f(SDA)}$ $t_{f(SCL)}$	SDA and SCL falling time <sup>(1)</sup>	-	300	20+0.1Cb	300	-	120	ns
$t_{su(STO)}$	Stop condition setup time <sup>(1)</sup>	4.0	-	0.6	-	0.26	-	$\mu s$

$t_{w(STO:STA)}$	Time from stop condition to start condition (bus idle) <sup>(1)</sup>	4.7	-	1.3	-	0.5	-	$\mu s$
$C_b$	Capacity load per bus <sup>(1)</sup>	-	400	-	400	-	200	pF
$t_{sp}$	Spike width suppressed by analog filters in standard and fast modes	0	35	0	35	0	35	ns
$t_v(SDA)$	Data validity time <sup>(1)</sup>	3.45	-	0.9	-	0.45	-	$\mu s$
$t_v(ACK)$	Response validity time <sup>(1)</sup>	3.45	-	0.9	-	0.45	-	$\mu s$

1. Guaranteed by design, not tested in production.
2. To achieve the maximum frequency of standard mode I<sup>2</sup>C,  $f_{PCLK}$  must be greater than 2MHz. To achieve the maximum frequency of fast mode I<sup>2</sup>C,  $f_{PCLK}$  must be greater than 4MHz.

Figure 4-7 I<sup>2</sup>C bus AC waveform and measurement circuit<sup>(1)</sup>



1. The measuring point is set at 0.3V<sub>DD</sub> and 0.7V<sub>DD</sub>.
2. The pull-up resistance depends on the I<sup>2</sup>C interface speed.
3. The resistance value depends on the actual electrical characteristics. The signal line can be directly connected without serial resistance..

### 4.3.15 SPI characteristics

Unless otherwise specified, the parameters use ambient temperature,  $f_{PCLK}$  frequency, and V<sub>DD</sub> supply voltage in accordance with Table 4-4.

See Section 4.3.10 for details about the features of the input/output multiplexing function pins (NSS, SCLK, MOSI, MISO)

Table 4-24 SPI characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
$f_{SCLK}$	SPI clock frequency	Master mode	-	12	MHz

$1/t_c(SCLK)$		Slave mode	-	12	
$t_r(SCLK)t_f(SCLK)$	SPI clock rising and falling time	Load capacitance: C = 30pF	-	15	ns
DuCy(SCLK)	SPI slave input clock duty cycle	SPI Slave mode	30	70	%
$t_{su(NSS)}^{(1)}$	NSS setup time	Slave mode	$4t_{PCLK}$	-	ns
$t_{h(NSS)}^{(1)}$	NSS hold time	Slave mode	$2t_{PCLK}$	-	ns
$t_w(SCLKH)^{(1)}$ $t_w(SCLKL)^{(1)}$	SCLK high and low time	Master mode	$t_{PCLK}$	$t_{PCLK} + 2$	ns
$t_{su(MI)}^{(1)}$	Data entry setup time	Master mode	5	-	ns
$t_{su(SI)}^{(1)}$		Slave mode	5	-	
$t_{h(MI)}^{(1)}$	Data entry hold time	Master mode	5	-	ns
$t_{h(SI)}^{(1)}$		Slave mode	4	-	
$t_a(SO)^{(1)(2)}$	Data output access time	Slave mode	0	$3t_{PCLK}$	ns
$t_{dis(SO)}^{(1)(3)}$	Disabled time for data output	Slave mode	2	10	ns
$t_v(SO)^{(1)}$	Valid time of data output	Slave mode (after the enabled edge)	-	5	ns
$t_v(MO)^{(1)}$		Master mode (after the enabled edge)	-	5	
$t_h(SO)^{(1)}$	Data output hold time	Slave mode (after the enabled edge)	15	-	ns
$t_h(MO)^{(1)}$		Master mode (after the enabled edge)	2	-	

- Guaranteed by design, not tested in production.
- The minimum value means the minimum time to drive the output, and the maximum value means the maximum time to get the data correctly.
- The minimum value means the minimum time to turn off the output, and the maximum value means the maximum time to put the data wire in the high resistance state.

Figure 4-8 SPI sequence diagram - slave mode and CLKPHA=0






Figure 4-9 SPI sequence diagram - slave mode and CLKPHASE=1<sup>(1)</sup>



1. The measurement points were set at the CMOS level of 0.3 V<sub>DD</sub> and 0.7 V<sub>DD</sub>.

Figure 4-10 SPI timing diagram-master mode<sup>(1)</sup>



1. The measurement points are set at CMOS level: 0.3 V<sub>DD</sub> and 0.7 V<sub>DD</sub>.

#### 4.3.16 ADC electrical parameters

Unless otherwise specified, following table parameters are measured using ambient temperature, f<sub>HCLK</sub> frequency, and V<sub>DD</sub> supply voltage in accordance with the conditions in Table 4-4.

*Note: It is recommended to perform a calibration at each power-on.*

Table 4-25 ADC characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>DD</sub> <sup>(1)</sup>	Supply voltage	-	2.4	3.3	5.5	V
V <sub>REF+</sub>	Positive reference voltage	-		V <sub>DD</sub>		V
f <sub>ADC</sub>	ADC clock frequency	-	-	-	24	MHz
f <sub>s</sub> <sup>(1)</sup>	Sampling rate	-	0.03	-	1	Msps
V <sub>AIN</sub>	Conversion voltage range	-	0	-	V <sub>REF+</sub>	V
R <sub>AIN</sub> <sup>(1)</sup>	External input impedance	-		See formula 1		Ω
R <sub>ADC</sub> <sup>(1)</sup>	ADC input resistance	V <sub>DD</sub> = 3.0V	-	1500	-	Ω
C <sub>ADC</sub> <sup>(1)</sup>	Internal sample and hold capacitor	-	-	26	-	pF
SNDR	Signal noise distortion ration	V <sub>DD</sub> = 3.3V	-	58.5	-	dB
T <sub>S</sub> <sup>(1)</sup>	Sampling cycle	-	8	-	-	1/f <sub>ADC</sub>
t <sub>STAB</sub> <sup>(1)</sup>	Power-on time	-	32	-	-	1/f <sub>ADC</sub>
t <sub>CONV</sub> <sup>(1)</sup>	Conversion time	-		12		1/f <sub>ADC</sub>
I <sub>ADC</sub>	ADC current consumption	-	-	1.67	-	mA

1. Guaranteed by design, not tested in production.

Formula 1: Maximum R<sub>AIN</sub> formula

$$R_{AIN} < \frac{T_S}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The above formula (Formula 1) is used to determine the maximum external impedance so that the error can be less than 1/4 LSB. Where N=12 (representing 12-bit resolution).

Table 4-26 ADC sampling time<sup>(1)</sup>

Resolution	Rin (kΩ)	Minimum sampling time (ns)
12-bit	1	500
	1.2	583
	2	833
	3.6	1250
	8.26	2333
	10	3000
	18	5000
	26.9	7583
	35.9	10000
	61.9	15833

1. Guaranteed by design, not tested in production.


Table 4-27 ADC accuracy - limited test conditions<sup>(1)</sup>

Symbol	Parameter	Conditions	Typ	Max <sup>(2)</sup>	Unit
EG	Gain error	V <sub>REF+</sub> = 3.3V, T <sub>A</sub> = 25 °C, sample rate = 1MSPS, Vin = 0.05V <sub>DDA</sub> ~ 0.95V <sub>DDA</sub>	±2	±5	LSB
EO	Offset error		±2	-	
ED	Differential linearity error		±0.6	1.5	
EL	Integral linearity error		±1.5	2.5	

ENOB	Effective number of bits		9.4	-	Bits
------	--------------------------	--	-----	---	------

- The relationship between the negative injection current and ADC accuracy: the need to avoid negative current is injected on any standard analog input pin, as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (between the pin and ground) on the standard analog pin that may produce negative injection current.
- Guaranteed by characterization, not tested in production.

Figure 4-11 ADC typical connection diagram



- For values of  $R_{AIN}$ ,  $R_{ADC}$ , and  $C_{ADC}$ , see Table 4-25.
- Cparasitic indicates parasitic capacitance on PCB (related to welding and PCB layout quality) and pads (approximately 7pF). A larger Cparasitic value would reduce the accuracy of the conversion and the solution was to reduce  $f_{ADC}$ .

#### 4.3.17 COMP characteristics

Unless otherwise specified, following table parameters are measured using ambient temperature,  $f_{HCLK}$  frequency, and  $V_{DD}$  supply voltage in accordance with the conditions in Table 4-4.

Table 4-28 COMP characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DD}$	Analog Supply voltage	Normal mode	2.4	-	5.5	V
		With subtractor mode	2.4	-	5.5	
$V_{IN}$	Input voltage range	$V_{IN}$	0	-	$V_{DD}$	mV
		$V_{IN} - 100mV/200mV/300mV$	500	-	$V_{DD}-200$	
$t_{START}^{(1)}$	Comparator start setup time	Normal mode	-	-	5	us
		With subtractor mode	-	-	15	
$t_d$	Propagation delay for 200mV step with 100mV overdrive	Falling edge	-	304	-	ns
		Rising edge	-	268	-	
$V_{OFFSET}$	Comparator input offset error	$V_{IN}$	-	$\pm 4$	$\pm 15$	mV
		$V_{IN} - 100mV$	-	$\pm 20$	$\pm 50$	
		$V_{IN} - 200mV$	-	$\pm 20$	$\pm 50$	
		$V_{IN} - 300mV$	-	$\pm 20$	$\pm 50$	
$V_{hys}$	Comparator hysteresis	No hysteresis	-	0	-	mV
		Low hysteresis	-	10	-	
		Medium hysteresis	-	20	-	
		High hysteresis	-	30	40	
$I_{DD}$	Comparator current consumption	Normal mode	Static	-	50	$\mu A$
			With 50kHz $\pm 100$ mV overdrive square signal	-	50	
		With subtractor mode	Static	-	500	
			With 50 kHz $\pm 100$ mV overdrive	-	500	


			square signal				
--	--	--	---------------	--	--	--	--

1. Guaranteed by design, not tested in production.

## 5 Package Information


### 5.1 QFN20

Figure 5-1 QFN20 package outline




## 5.2 TSSOP20

Figure 5-2 TSSOP20 package outline



## 5.3 Marking Information

Figure 5-3 Marking information



## 6 Version history

Date	Version	Remark
2022.10.26	V1.0	Initial release
2023.7.14	V1.1.0	<ol style="list-style-type: none"><li>1. PA9 adds UART2_RX multiplexing function</li><li>2. Added N32G003F4S7\N32G003F4Q7 model chips</li><li>3. Modified Table 4-6,Table 4-28 data</li></ol>
2025.1.7	V1.2.0	<ol style="list-style-type: none"><li>1. Modified Table 4-11,Table 4-27 data</li></ol>

## 7 Notice

This document is the exclusive property of Nations Technologies Inc. (Hereinafter referred to as NATIONS). This document, and the product of NATIONS described herein (Hereinafter referred to as the Product) are owned by NATIONS under the laws and treaties of the People's Republic of China and other applicable jurisdictions worldwide.

NATIONS does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only.

NATIONS reserves the right to make changes, corrections, enhancements, modifications, and improvements to this document at any time without notice. Please contact NATIONS and obtain the latest version of this document before placing orders.

Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes no responsibility for the accuracy and reliability of this document.

It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NATIONS be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product.

NATIONS Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and hold NATIONS harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage.

Any express or implied warranty with regard to this document or the Product, including, but not limited to, the warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law.

Unless otherwise explicitly permitted by NATIONS, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.