

N32G4FRxC/xE

Datasheet

N32G4FR series based on 32-bit ARM Cortex-M4F kernel, run up to 144MHz, support floating-point unit and DSP instructions, up to 512KB embedded flash, Can be used to securely store fingerprint information, 144KB SRAM, 2x12bit 4.7MSPS ADC, 2x1MSPS 12bit DAC. Integrates multi-channel U(S)ART, I2C, SPI, QSPI, USB and CAN communication interfaces, 1x SDIO interface, digital video (DVP) interface and support mainstream semiconductor fingerprint and optical fingerprint sensor, and built-in cryptographic algorithm hardware acceleration engine.

Key features

- **CPU core**
 - 32-bit ARM Cortex-M4 +FPU, one-cycle hardware multiply and divide instructions, DSP instruction and MPU support
 - Built-in 8KB instruction Cache, which support Flash acceleration unit to execute program 0 wait
 - Run up to 144MHz, 180DMIPS
- **Encrypted memory**
 - Up to 512K Bytes of embedded Flash memory, supporting encrypted storage, multi-user partition management and data protection, hardware ECC check, 100,000 cycling and 10 years data retention
 - 144K Bytes of SRAM (including 16K Byte Retention RAM), Retention RAM supporting hardware parity check
- **Clock**
 - HSE: 4MHz~32MHz External high-speed crystal
 - LSE: 32.768KHz External low-speed crystal
 - HSI: Internal high-speed RC OSC 8MHz
 - LSI: internal low-speed RC OSC 40KHz
 - Built-in high speed PLL
 - MCO: Support 1-way clock output, configurable SYSCLK, HSE, HSI or PLL clock output that can be divided
- **Reset**
 - Support power-on/power-down/brown-out/external pin reset
 - Support watchdog reset, software reset
- **Communication interface**
 - Up to 7x U(S)ART interfaces up to 4.5 Mbps, including 3x USART interfaces (supporting ISO7816, IrDA, LIN), and 4x UART interfaces
 - 3x SPI interfaces up to 36 MHz, two of which support I2S
 - 1x QSPI interface up to 144 Mbps
 - 4x I2C interfaces up to 1 MHz, which can be configured in master/slave mode and support dual address response in slave mode
 - 1x USB2.0 Full Speed Device interface

Nations Technologies Inc.

Tel: +86-755-86309900

Email: info@nationstech.com

Address: Nations Tower, #109 Baoshen Road, Hi-tech Park North.
Nanshan District, Shenzhen, 518057, P.R.China

- 2x CAN 2.0A/B bus interfaces
- 1x SDIO interface supporting SD/SDIO/MMC format
- 1x DVP (Digital Video Port) interface
- **High-performance analog interface**
 - 2 x 12-bit 4.7Msps high-speed ADC, 12/10/8/6bit configurable, 6bit mode up to 8.9Msps sampling rate, up to 16 external single-ended input channels, supporting differential mode.
 - 4x rail-to-rail operational amplifiers with built-in up to 32x programmable gain amplification
 - Up to 7x high-speed analog comparators with built-in 64-level adjustable reference
 - 2x 12-bit DAC with sampling rate of 1Msps
 - External input independent reference voltage source
 - All analog interfaces support 1.8~3.6V full voltage operation.
- **Up to 65 GPIOs supporting multiplexing function are supported, and most GPIOs support 5V tolerant**
- **2x high-speed DMA controllers, each controller supports eight channels, and channel source address and destination address can be configured arbitrarily**
- **1x RTC real-time clock, supporting leap year perpetual calendar, alarm events, periodic wake-up, and internal and external clock calibration.**
- **Timer counter**
 - 2x 16-bit advanced timer counters, support input capture, complementary output, orthogonal encoding input, maximum control accuracy 6.9ns. Each timer has four independent channels, which supports 3 channels and 6 complementary PWM output.
 - 4x 16-bit general-purpose timer counters, each timer has 4 independent channels, support input capture/output comparison /PWM output/One-pulse output.
 - 2x 16-bit basic timing counters
 - 1x 24bit SysTick
 - 1x 7bit Window Watchdog (WWDG)
 - 1x 12bit Independent Watchdog (IWDG)
- **Programming mode**
 - Support SWD/JTAG online debugging interface
 - Support UART, USB Bootloader
- **Safety features**
 - Built-in cryptographic algorithm hardware acceleration engine
 - AES, DES, SHA, SM1, SM3, SM4, SM7 and MD5 algorithms are supported.
 - Flash storage encryption
 - Multi-user partition management (MMU)
 - TRNG true random number generator
 - CRC16/32

- Support write protection (WRP) and multiple read protection (RDP) levels (L0/L1/L2)
- Support secure startup, encrypted download of programs, and secure update.
- Support external clock failure detection, tamper detection.
- **96-bit UID and 128-bit UCID**
- **Working conditions**
 - Voltage range: 1.8V~3.6V
 - Working temperature range: -40 ℃ ~105 ℃
 - ESD: ±4KV (HBM model), ±1KV(CDM model)
- **Encapsulation**
 - QFN32(4mm x 4mm)
 - QFN40(5mm x 5mm)
 - LQFP64(10mm x 10mm)
 - LQFP80(12mm x 12mm)

Table of contents

1 Product introduction	1
1.1 List of devices	2
2 Function introduction.....	3
2.1 Processor core.....	3
2.2 Storage.....	3
2.2.1 Embedded flash memory.....	4
2.2.2 Embedded SRAM	4
2.2.3 Nested vector interrupt controller (NVIC)	5
2.3 External interrupt/event controller (EXTI)	5
2.4 Clock system	5
2.5 Boot mode	6
2.6 Power supply scheme	6
2.7 Reset	7
2.8 Programmable voltage detector	7
2.9 Voltage regulator	7
2.10 Low power mode	7
2.11 Direct memory access (DMA).....	8
2.12 Real time clock (RTC).....	8
2.13 Timer and watchdog	8
2.13.1 Basic timer (TIM6 and TIM7)	9
2.13.2 General-purpose timer (TIMx).....	9
2.13.3 Advanced control timer (TIM1 and TIM8)	9
2.13.4 SysTick timer (SysTick)	10
2.13.5 Watchdog (WDG)	10
2.14 I ² C bus interface	11
2.15 Universal synchronous/asynchronous transceiver (USART)	12
2.16 Serial peripheral interface (SPI)	14
2.17 Serial audio interface (I ² S)	14
2.18 Quad serial peripheral interface (QSPI)	15
2.19 Secure digital input output interface (SDIO)	15
2.20 Controller Area Network (CAN)	16
2.21 Universal serial bus (USB)	16
2.22 General purpose input and output interface (GPIO)	17
2.23 Analog/digital converter (ADC)	18
2.24 Digital-to-analog converter (DAC)	19
2.25 Temperature sensor (TS)	19
2.26 Digital Video Interface (DVP)	19
2.27 Cyclic redundancy check calculation unit (CRC).....	19
2.28 Security Acceleration Engine (SAC).....	20
2.29 Unique device serial number (UID)	20
2.30 Serial single-wire JTAG debug port (SWJ-DP)	20
3 Pinouts and description	21
3.1 Pinouts	21
3.1.1 QFN32.....	21
3.1.2 QFN40.....	22
3.1.3 LQFP64.....	23
3.1.4 LQFP80.....	24
3.2 Pin definition	25
4 Electrical specification.....	31
4.1 Parameter condition.....	31

4.1.1 Minimum and maximum values.....	31
4.1.2 Typical numerical value	31
4.1.3 Typical curve.....	31
4.1.4 Loading capacitor.....	31
4.1.5 Pin input voltage	31
4.1.6 Power supply scheme	33
4.1.7 Current consumption measurement.....	34
4.2 Absolute maximum rating	34
4.3 Operating conditions	35
4.3.1 General operating conditions	35
4.3.2 Operating conditions at power-on and power-off	35
4.3.3 Embedded reset and power control module features	35
4.3.4 Embedded reference voltage	36
4.3.5 Power supply current characteristics	37
4.3.6 External clock source characteristics	39
4.3.7 Internal clock source characteristics	42
4.3.8 Wake up time from low power mode	43
4.3.9 PLL characteristic	43
4.3.10 FLASH memory characteristics	43
4.3.11 Absolute maximum (electrical sensitivity).....	44
4.3.12 I/O port characteristics	45
4.3.13 NRST pin characteristics.....	48
4.3.14 Timer characteristics	49
4.3.15 I2C interface characteristics	50
4.3.16 SPI/I ² S interface characteristics	52
4.3.17 QSPI characteristic.....	56
4.3.18 SD/SDIO host interface characteristics.....	57
4.3.19 USB characteristics	59
4.3.20 Characteristics of Digital Video Port (DVP) Interface.....	60
4.3.21 Characteristics of Controller Area Network (CAN) Interface.....	60
4.3.22 Electrical parameters of 12-bit analog-to-digital converter (ADC).....	60
4.3.23 Electrical parameters of 12-bit digital-to-analog converter (DAC).....	65
4.3.24 Temperature sensor (TS) characteristics	66
5 Package Information	67
5.1 QFN32.....	67
5.2 QFN40.....	68
5.3 LQFP64	69
5.4 LQFP80	70
5.5 Marking Information	71
6 Ordering information	72
7 Version History	73
8 Legal Notice.....	77

List of Table

Table 2-1 Timer function comparison	8
Table 3-1 Pin definition	25
Table 4-1 Voltage characteristic	34
Table 4-2 Current characteristic.....	35
Table 4-3 Temperature characteristic	35
Table 4-4 General working conditions.....	35
Table 4-5 Operating conditions at power-on and power-off.....	35
Table 4-6 Features of embedded reset and power control modules	36
Table 4-7 Embedded reference voltage	37
Table 4-8 Maximum current consumption in run mode with data processing code running from internal flash memory	37
Table 4-9 Maximum current consumption in sleep mode.....	37
Table 4-10 Typical current consumption in running mode, data processing code runs from internal Flash.....	38
Table 4-11 Typical current consumption in sleep mode	38
Table 4-12 Typical and maximum current consumption in power-down mode and standby mode	39
Table 4-13 High speed external user clock characteristics (Bypass mode)	39
Table 4-14 Low-speed external user clock characteristics (Bypass mode).....	40
Table 4-15 HSE 4~32MHz oscillator characteristics ⁽¹⁾⁽²⁾	41
Table 4-16 LSE oscillator characteristics ($f_{LSE}=32.768kHz$) ⁽¹⁾	41
Table 4-17 HSI oscillator characteristics ⁽¹⁾⁽²⁾	42
Table 4-18 LSI oscillator characteristics ⁽¹⁾	42
Table 4-19 Wake-up time in low power mode.....	43
Table 4-20 PLL characteristic.....	43
Table 4-21 Flash memory characteristics	44
Table 4-22 Flash endurance and data retention.....	44
Table 4-23 Absolute maximum ESD value	44
Table 4-24 Electrical sensitivity	45
Table 4-25 I/O static characteristics	45
Table 4-26 IO driving capability Table.....	46
Table 4-27 Output voltage characteristic	46
Table 4-28 Output AC Characteristics ⁽¹⁾	46
Table 4-29 NRST pin characteristics.....	48
Table 4-30 TIM1/8 characteristics ⁽¹⁾	49
Table 4-31 TIM2/3/4/5 characteristics ⁽¹⁾	49
Table 4-32 IWDG counting maximum and minimum reset time (LSI = 40 KHz)	50
Table 4-33 WWDG counting maximum and minimum reset time (APB1 PCLK1 = 36MHz)	50

Table 4-34 I ² C interface characteristics	51
Table 4-35 SPI1 feature ⁽¹⁾	52
Table 4-36 SPI2/3 feature ⁽¹⁾	52
Table 4-37 I ² S characteristics ⁽¹⁾	54
Table 4-38 Characteristics of QSPI in SDR mode.....	56
Table 4-39 Characteristics of QSPI in DDR mode	57
Table 4-40 SD/MMC interface features.....	58
Table 4-41 USB startup time	59
Table 4-42 USB DC characteristic	59
Table 4-43 Full-speed of USB electrical characteristics.....	59
Table 4-44 Dynamic characteristics of DVP signal.....	60
Table 4-45 ADC characteristics.....	61
Table 4-46 ADC sampling time ⁽¹⁾⁽²⁾	62
Table 4-47 ADC accuracy-limited test conditions ⁽¹⁾⁽²⁾	63
Table 4-48 DAC characteristics.....	65
Table 4-49 Temperature sensor characteristics.....	66
Table 6-1 N32G4FR Series Ordering Code	72

List of Figures

Figure 1-1 Block diagram of N32G4FR series	1
Figure 2-1 Memory map	4
Figure 2-2 Clock tree	6
Figure 3-1 N32G4FR Series QFN32 pinout	21
Figure 3-2 N32G4FR Series QFN40 pinout	22
Figure 3-3 N32G4FR Series LQFP64 pinout	23
Figure 3-4 N32G4FR Series LQFP80 pinout	24
Figure 4-1 Pin load conditions	31
Figure 4-2 Pin voltage	32
Figure 4-3 Power supply scheme	33
Figure 4-4 Current consumption measurement scheme	34
Figure 4-5 AC timing diagram of external high-speed clock source	40
Figure 4-6 AC timing diagram of external low-speed clock source	40
Figure 4-7 Typical application using 8MHz crystal	41
Figure 4-8 Typical application using 32.768kHz crystal ⁽¹⁾⁽²⁾	42
Figure 4-9 Input output AC characteristic definition	47
Figure 4-10 Transmission delay	48
Figure 4-11 Recommended NRST pin protection for	49
Figure 4-12 I ² C bus AC waveform and measurement circuit ⁽¹⁾	51
Figure 4-13 SPI timing diagram-slave mode and CLKPHA=0	53
Figure 4-14 SPI timing diagram-slave mode and CLKPHA=1 ⁽¹⁾	54
Figure 4-15 SPI timing diagram-master mode ⁽¹⁾	54
Figure 4-16 I ² S slave mode timing diagram (Philips protocol) ⁽¹⁾	56
Figure 4-17 I ² S Master mode timing diagram (Philips Protocol) ⁽¹⁾	56
Figure 4-18 Timing of QSPI in SDR mode	57
Figure 4-19 Timing of QSPI in DDR mode	57
Figure 4-20 SDIO high-speed mode	58
Figure 4-21 SD default mode	58
Figure 4-22 USB timing: data signal rising and falling time definition	59
Figure 4-23 DVP interface timing diagram	60
Figure 4-24 ADC precision characteristics	63
Figure 4-25 Typical connection diagram using ADC	64
Figure 4-26 Decoupling circuit of power supply and reference power supply	65
Figure 5-1 QFN32 package outline	67
Figure 5-2 QFN32 recommended footprint ⁽¹⁾	67
Figure 5-3 QFN40 package outline	68

Figure 5-4 QFN40 recommended footprint ⁽¹⁾	68
Figure 5-5 LQFP64 package outline	69
Figure 5-6 LQFP64 recommended footprint ⁽¹⁾	69
Figure 5-7 LQFP80 package outline	70
Figure 5-8 LQFP80 recommended footprint ⁽¹⁾	70
Figure 5-9 QFN32/QFN40/LQFP64/LQFP80 marking information	71

1 Product introduction


N32G4FR family of microcontrollers features a high-performance 32-bit ARM Cortex™-M4F core, integrate floating point operation unit (FPU) and Digital Signal Processing (DSP), and support parallel computing instructions. Maximum operating frequency is 144MHz, integrated up to 512KB encrypted storage Flash and supports multi-user partition management, maximum 144KB of embedded SRAM. Built-in one internal high-speed AHB bus, two low-speed peripheral clock buses APB and bus matrix, supporting up to 65 general I/O. Provide abundant high-performance analog interfaces, including 2x 12-bit 5Mps ADC, up to 16 external input channels, 2x 1Mps 12-bit DAC. It provide a variety of digital communication interfaces, Including 7x U(S)ART, 4x I2C, 3x SPI, 2x I2S, 1x QSPI, 1x USB 2.0 device, 2x CAN 2.0B, 1x SDIO communication interface, 1x Digital Camera Interface (DVP). Built-in cryptographic algorithm hardware acceleration engine, supports hardware acceleration of a variety of international and national cryptographic algorithms.

N32G4FR series products can work stably in the temperature range of -40 ℃ to +105 ℃, supply voltage from 1.8V to 3.6V, provides a variety of power modes for users to choose from, meeting the requirements of low-power applications. This series of products provides QFN32/QFN40/LQFP64/LQFP80 four different packages. Depending on the package form, the peripheral configuration in the device varies.

These rich peripheral configurations, high-performance processors and low power consumption make N32G4FR series microcontrollers very suitable for fingerprint modules, fingerprint locks, fingerprint access control, fingerprint attendance machines and other biometric fingerprint identification applications.

Figure 1-1 the block diagram of this series of products is given.

Figure 1-1 Block diagram of N32G4FR series



1.1 List of devices

Table 1-1 N32G4FR Series Resource Configuration

Part number		N32G4FRKC/E		N32G4FRHC/E		N32G4FRRE	N32G4FRME
Flash (KB)		256	512	256	512	512	512
SRAM (KB)		144	144	144	144	144	144
CPU frequency		ARM Cortex-M4 @144MHz,180DMIPS					
Operating Voltage & temperature		1.8~3.6V/-40~105℃					
Timer	General	4					
	Advanced	2					
	Basic	2					
Communication interface	SPI	2	3				
	I2S	1	2				
	QSPI	1					
	I2C	3				4	
	USART	2	2			3	
	UART	3	4				
	USB	1					
	CAN	1	2				
	SDIO	No				1	
	DVP	No	1				
GPIO		24	32		51	65	
DMA		2					
Number of Channels		16Channel					
12bit ADC		2	2		2	2	
Number of channels		7Channel	11Channel		16Channel	16Channel	
12bit DAC		2					
Number of channels		2Channel					
Algorithm support		DES/3DES, AES, SHA1/SHA224/SHA256, SM1, SM3, SM4, SM7, MD5, CRC16/CRC32, TRNG					
Security protection		Read-write protection (RDP/WRP), Storage encryption, Partition protection, Secure startup					
Package		QFN32	QFN40		LQFP64	LQFP80	

1. SPI2 and SPI3 interfaces can flexibly switch between SPI mode and I2S audio mode.

2 Function introduction

2.1 Processor core

N32G4FR family integrates the latest generation of embedded ARM Cortex™-M4F processor, enhanced computing power based on the Cortex™-M3 core, new floating point processing unit (FPU), DSP and parallel computing instructions, providing excellent performance of 1.25DMIPS/MHz. Its efficient signal processing capabilities are combined with the advantages of low power consumption, low cost, and ease of use of the Cortex-M family of processors to meet the requirements of a mixture of control and signal processing capabilities and easy to use applications.


ARM Cortex™-M4F 32-bit compact instruction set processor provides excellent code efficiency.

Note: Cortex™-M4F is backward compatible with Cortex-M3 code.

2.2 Storage

N32G4FR series devices include embedded encrypted Flash memory and embedded SRAM. Figure 2-1 is a memory map.

Figure 2-1 Memory map



2.2.1 Embedded flash memory

Integrated from 256K to 512K bytes embedded encryption FLASH (FLASH), used to store programs and data, page size of 2Kbyte, supporting page erasing, word writing, word reading, half word reading, byte reading operations.

Support storage encryption protection, write automatic encryption, read automatic decryption (including program execution operation).

Support user partition management, can be divided into a maximum of two user partitions, different users cannot access each other's data (only executable code).

2.2.2 Embedded SRAM

Up to 144K bytes of built-in SRAM and R-SRAM are integrated on-chip, of which R-SRAM is Retention SRAM with a size of 16K bytes. R-SRAM supports Retention, which can retain data in VBAT and Standby modes (can be

configured to retain or not retain); other working modes (RUN/SLEEP/STOP0/STOP2) data can be retained by default; PWR is required to control and manage its Retention.

2.2.3 Nested vector interrupt controller (NVIC)

Built-in nested vector interrupt controller, capable of handling up to 86 maskable interrupt channels (not including the 16 Cortex™-M4F interrupts) and 16 priorities.

- Tightly coupled NVIC enables low latency interrupt response processing
- Interrupt vector entry address directly into the kernel
- Tightly coupled NVIC interface
- Allows early handling of interrupts
- Handles late arriving higher-priority interrupts
- Support interrupt tail link function
- Automatically saves processor state
- Automatically resumes when the interrupt returns with no additional instruction overhead

This module provides flexible interrupt management with minimal interrupt latency.

2.3 External interrupt/event controller (EXTI)

The external interrupt/event controller contains 21 edge detectors for generating interrupt/event requests. Each interrupt line can be independently configured for its trigger event (rising or falling or both edges) and can be individually masked. There is a pending register that maintains the status of all interrupt requests. EXTI can detect that the pulse width is less than the clock period of the internal APB2. Up to 65 general purpose I/O ports are connected to 16 external interrupt lines.


2.4 Clock system

The device provides a variety of clocks for users to choose from, including internal high-speed RC oscillator HSI(8MHz), internal low-speed clock LSI(40KHz), external high-speed clock HSE(4MHz~32MHz), external low-speed clock LSE (32.768 KHz) and PLL.

During reset, the internal HSI clock is set as the default CPU clock, and then the user can choose the external HSE clock with failure monitoring function. When an external clock failure is detected, it will be isolated, the system will automatically switch to HSI, and if interrupts are enabled, the software can receive the corresponding interrupt. Also, security interrupt management of the PLL clock can be adopted when needed (such as when an indirectly used external oscillator fails).

Multiple prescaler are used to configure the AHB frequency, high-speed APB(APB2) and low-speed APB(APB1) areas. AHB has a maximum frequency of 144 MHz, APB2 has a maximum frequency of 72 MHz and APB1 has a maximum frequency of 36MHz. Refer to Figure 2-2 Clock tree diagram.

Figure 2-2 Clock tree



1. When HSI is used as the input of the PLL clock, the highest system clock frequency can only reach 128MHz.
2. When using the USB function, HSE and PLL must be used at the same time, and the frequency of the CPU must be 48MHz, 72MHz, 96MHz or 144MHz.

2.5 Boot mode

At BOOT time, the BOOT mode after reset can be selected with the BOOT0/1 pin.

- BOOT from program FLASH Memory.
- BOOT from System Memory
- BOOT from internal SRAM

The Bootloader is stored in the system memory, and can program the flash memory through USART1 and USB interface.

2.6 Power supply scheme

- V_{DD} = 1.8~3.6V, V_{DD} pin supplies power to the I/O pin and internal voltage regulator.
- V_{SSA} , V_{DDA} = 1.8~3.6V, provides power supply for ADC, DAC. V_{DDA} and V_{SSA} must be connected to V_{DD} and

V_{SS} respectively.

- $V_{BAT}= 1.8\sim 3.6V$: When V_{DD} is turned off, it supplies power to RTC, external 32KHz oscillator and backup register.

For more information on how to connect the power supply pins, see Figure 4-3 Power supply scheme.

2.7 Reset

The power-on reset (POR) and power-down reset (PDR) circuits are integrated inside. This part of the circuit is always in working state to ensure that the system works when the power supply exceeds 1.8V; when V_{DD} is lower than the set threshold ($V_{POR/PDR}$), place the device in reset without using an external reset circuit.

2.8 Programmable voltage detector

The device has a built-in programmable voltage detector (PVD), which monitors the power supply of V_{DD}/V_{DDA} and compares it with the threshold V_{PVD} . When V_{DD} is lower or higher than the threshold V_{PVD} , an interrupt will be generated. The interrupt handler can send a warning message, and the PVD function needs to be started through the program. See Table 4-6 for values of $V_{POR/PDR}$ and V_{PVD} .

2.9 Voltage regulator

Voltage regulator operating modes as follow:

- MCU run in RUN, SLEEP modes: Main voltage regulator(MR) operates in normal mode
- MCU run in STOP0 modes: Main voltage regulator(MR) can select to operate in normal mode or low power mode
- MCU run in STOP2, STANDBY mode: Main voltage regulator(MR) shut down and backup domain voltage regulator(BKR) turn on

After the chip is reset, the main voltage regulator(MR) operates in normal mode by default.

2.10 Low power mode

N32G4FR series products support five low power consumption modes.

■ SLEEP mode

In SLEEP mode, only the CPU stops and all peripherals are active and can wake up the CPU when an interrupt/event occurs.

■ STOP0 mode

STOP0 mode is based on the Cortex-M4F deep sleep mode, which can achieve lower power consumption without losing the contents of the SRAM and registers. In STOP0 mode, most of the clocks of the main power domain are turned off, such as PLL, HSI, HSE, and the main voltage regulator can select to operate in normal mode or low power mode.

Wake-up: The chip can be woken up from STOP0 mode by any signal configured as EXTI. The EXTI signal can be 16 external EXTI signals (I/O related), PVD output, RTC wake-up, RTC alarm clock or wake-up signal from USB.

■ STOP2 mode

STOP2 mode is based on Cortex-M4F deep sleep mode, all core digital logic areas are powered off. The main voltage regulator is turned off and the HSE/HSI/PLL is turned off. CPU registers are maintained, LSE/LSI can be configured to work, all GPIOs are maintained, and peripheral I/O multiplexing functions are not maintained. 16K bytes R-SRAM is kept, other SRAM and register data will be lost. 84 bytes of backup register retention.

Wake-up: The chip can be woken up from STOP2 mode by any signal configured as EXTI. The EXTI signal can be 16 external EXTI signals (I/O related), PVD output, RTC periodic wake-up, RTC alarm clock, RTC invasion, NRST reset, IWDG reset.

■ STANDBY mode

In STANDBY mode, the current consumption is low. Internal voltage regulator is turned off, PLL, HSI RC oscillator and HSE crystal oscillator are also turned off; after entering STANDBY mode, the content of the register will be lost, but the content of the backup register is still retained, R-SRAM can be maintained, Standby circuit still works.

An external reset signal on NRST, IWDG reset, a rising edge on the WKUP pin, RTC wake-up, or RTC's alarm can wake the microcontroller from STANDBY mode.

■ VBAT mode

At any time, whenever VDD is powered down, it will automatically enter VBAT mode. In VBAT mode, except NRST, PA0-WKUP, PC13_TAMPER, PC14, PC15, most I/O pins are in high impedance state.

Note: RTC, IWDG and corresponding clock will not be stopped when entering STANDBY mode.

2.11 Direct memory access (DMA)

The device integrates 2 flexible general-purpose DMA controllers, each DMA controller supports 8 channels, and can manage memory-to-memory, peripheral-to-memory, and memory-to-peripheral data transfers; 2 DMA controllers support ring buffer management, which avoids the interruption of the controller transfer when it reaches the end of the buffer.

Each channel has dedicated hardware DMA request logic, and each channel can be triggered by software at the same time. The length of the transfer, the source address and the destination address of the transfer can be individually set by software for each channel.

DMA can be used for major peripherals: SPI, I²C, USART, advanced/generic/basic timers TIMx, DAC, I²S, SDIO, ADC, DVP, QSPI.

2.12 Real time clock (RTC)

RTC is a set of continuously running counters with built-in calendar clock module, which can provide perpetual calendar function, as well as alarm clock interrupt and periodic interrupt (minimum 2 clock cycles) functions. RTC can be powered by V_{DD} or V_{BAT} pin. When V_{DD} is valid, select V_{DD} to supply power. Otherwise, it is powered by V_{BAT} pin, which is automatically selected and switched by hardware. The RTC will not be reset by system or power reset sources, nor will it be reset when waking up from STANDBY mode.

The driving clock of RTC can be selected as 32.768KHz external crystal oscillator, internal low-power 40KHz RC oscillator, or any clock source divided by 128 for high-speed external clock. For application scenarios that require very high timing accuracy, it is recommended to use an external 32.768KHz clock as the clock source. At the same time, to compensate for the clock deviation of natural crystals, the RTC clock can be calibrated by outputting a 256Hz signal. The RTC has a 22-bit prescaler for the time base clock, by default when the clock is 32.768kHz it will produce a 1 second long time base. In addition, RTC can be used to trigger wake-up from low-power states.

2.13 Timer and watchdog

Up to 2 advanced control timers, 4 general-purpose timers and 2 basic timers, as well as 2 watchdog timers and 1 system tick timer.

The following Table compares the functions of advanced control timer, general-purpose timer and basic timer:

Table 2-1 Timer function comparison

Timer	Counter resolution	Counter type	Prescaler factor	Generate DMA request	Capture/compare channels	Complementary output
TIM1 TIM8	16 bits	Up, Down, Up/Down	Any integer between 1 and 65536	Y	4	Y

TIM2 TIM3 TIM4 TIM5	16 bits	Up, Down, Up/Down	Any integer between 1 and 65536	Y	4	N
TIM6 TIM7	16 bits	Up	Any integer between 1 and 65536	Y	0	N

2.13.1 Basic timer (TIM6 and TIM7)

Basic timers TIM6 and TIM7 each contain a 16-bit auto-reload counter. These two timers are independent of each other and do not share any resources. The basic timer can provide a time reference for general purpose timers. The basic timer is directly connected to the DAC inside the chip and drives the DAC directly through the trigger output.

The main functions of the basic timer are as follows:

- 16-bit auto-reload up-counting counters
- 16-bit programmable prescaler (The frequency division factor can be configured with any value between 1 and 65536)
- Synchronization circuit for triggering DAC
- The events that generate the interrupt/DMA are as follows:
 - ◆ Update event

2.13.2 General-purpose timer (TIMx)

The general-purpose timers (TIM2, TIM3, TIM4 and TIM5) is mainly used in the following occasions: counting the input signal, measuring the pulse width of the input signal and generating the output waveform, etc.

The main functions of the universal timer include:

- 16-bit auto-reload counters. (It can realize up-counting, down-counting, up/down counting)
- 16-bit programmable prescaler. (The frequency division factor can be configured with any value between 1 and 65536)
- TIM2, TIM3, TIM4 and TIM5 up to 4 channels.
- Channel's working modes: PWM output, output compare, one-pulse mode output, input capture.
- The events that generate the interrupt/DMA are as follows:
 - ◆ Update event
 - ◆ Trigger event
 - ◆ Input capture
 - ◆ Output compare
- Timer can be controlled by external signal
- Timers can be linked together internally for timer synchronization or chaining
- Incremental (quadrature) encoder interface: used for tracking motion and resolving rotation direction and position
- Hall sensor interface: used to do three-phase motor control

2.13.3 Advanced control timer (TIM1 and TIM8)

The advanced control timers (TIM1 and TIM8) is mainly used in the following occasions: counting the input signal, measuring the pulse width of the input signal and generating the output waveform, etc.

Advanced timers have complementary output function with dead-time insertion and break function. Suitable for motor control.

The main functions of the advanced timer include:

- 16-bit auto-reload counters. (It can realize up-counting, down-counting, up/down counting).
- 16-bit programmable prescaler. (The frequency division factor can be configured with any value between 1 and 65536)
- Programmable Repetition Counter
- TIM1 and TIM8 up to 6 channels
- 4 capture/compare channels, working modes are PWM output, output compare, one-pulse mode output, input capture
- The events that generate the interrupt/DMA are as follows:
 - ◆ Update event
 - ◆ Trigger event
 - ◆ Input capture
 - ◆ Output compare
 - ◆ Break input
- Complementary outputs with adjustable dead-time.
 - ◆ For TIM1 and TIM8, channel 1,2,3 support this feature
- Timer can be controlled by external signal
- Timers can be linked together internally for timer synchronization or chaining
- Incremental (quadrature) encoder interface: used for tracking motion and resolving rotation direction and position;
- Hall sensor interface: used to do three-phase motor control;

2.13.4 SysTick timer (SysTick)

This timer is dedicated to the real-time operating system and can also be used as a standard down counter.

It has the following characteristics:

- 24-bit down counter
- Automatic reload function
- A maskable system interrupt is generated when the counter is 0
- Programmable clock source

2.13.5 Watchdog (WDG)

Support for two watchdog independent watchdog (IWDG) and window watchdog (WWDG). Two watchdogs provide increased security, time accuracy, and flexibility in use.

Independent Watchdog (IWDG)

The independent watchdog is based on a 12-bit decrepit counter and a 3-bit prescaler. It is driven by a separate low-speed RC oscillator that remains active even if the master clock fails and operates in STOP, STOP2 and STANDBY modes. Once activated, if the dog is not fed (clears the watchdog counter) within the set time, the IWDG generates a reset when the counter counts to 0x000. It can be used to reset the entire system in the event of an application problem, or as a free timer to provide time-out management for applications. The option byte can be configured to start the

watchdog software or hardware. Reset and low power wake up are available.

Window Watchdog (WWDG)

A window watchdog is usually used to detect software failures caused by an application deviating from the normal running sequence due to external interference or unforeseen logical conditions. Unless the decline counter value is flushed before the T6 bit becomes zero, the watchdog circuit generates an MCU reset when the preset time period is reached. If the 7-bit decrement counter value (in the control register) is flushed before the decrement counter reaches the window register value, then an MCU reset will also occur. This indicates that the decrement counter needs to be refreshed in a finite time window.

Main features:

- WWDG is driven by the clock obtained by dividing APB1 clock
- Programmable free-running decrement counter
- Conditional reset:
 - ◆ When the decrement counter is less than 0x40, a reset is generated (if the watchdog is started)
 - ◆ A reset occurs when the decrement counter is reloaded outside the window (if the watchdog is started)
 - ◆ If the watchdog is enabled and interrupts are allowed, an early wake up interrupt (EWINT) occurs when the decrement counter equals 0x40, which can be used to reload the counter to avoid WWDG reset

2.14 I²C bus interface

The device integrates up to 4 independent I2C bus interfaces, which provide multi-host function and control all I2C bus-specific timing, protocol, arbitration and timeout. Supports multiple communication rate modes (up to 1MHz), supports DMA operations and is compatible with SMBus 2.0. The I2C module provides multiple functions, including CRC generation and verification, System Management Bus(SMBus), and Power Management Bus(PMBus).

The main functions of the I2C interface are described as follows:

- Multi-master function: this module can be used as master device or slave device;
- I2C master device function:
 - ◆ Generate a clock;
 - ◆ Generate start and stop signals;
- I2C slave device function:
 - ◆ Programmable address detection;
 - ◆ I2C interface supports 7-bit or 10-bit addressing and dual-slave address response capability in 7-bit slave mode.
 - ◆ Stop bit detection;
- Generate and detect 7-bit / 10-bit addresses and broadcast calls;
- Support different communication speeds;
 - ◆ Standard speed (up to 100 kHz);
 - ◆ Fast (up to 400 kHz);
 - ◆ Fast + (up to 1MHz);
- Status flags:
 - ◆ Transmitter/receiver mode flag;
 - ◆ Byte transfer complete flag;
 - ◆ I2C bus busy flag;

- Error flags:
 - ◆ Arbitration is missing in Master mode
 - ◆ Acknowledge (ACK) error after address/data transfer;
 - ◆ Error start or stop condition detected
 - ◆ Overrun or underrun when clock extending is disable;
- Two interrupt vectors:
 - ◆ 1 interrupt for address/data communication success;
 - ◆ 1 interrupt for an error;
- Optional extend clock function
- DMA of single-byte buffers;
- Generation or verification of configurable PEC(Packet error detection)
- In transmit mode, the PEC value can be transmitted as the last byte
- PEC error check for the last received byte
- SMBus 2.0 compatible
 - ◆ Timeout delay for 25ms clock low
 - ◆ 10 ms accumulates low clock extension time of master device
 - ◆ 25 ms accumulates low clock extension time of slave device
 - ◆ PEC generation/verification of hardware with ACK control
 - ◆ Support address resolution protocol (ARP)
- PMBus compatible

2.15 Universal synchronous/asynchronous transceiver (USART)

N32G4FR series products integrate up to 7 serial transceiver interfaces, including 3 universal synchronous/asynchronous transceivers (USART1/USART2/USART3) and 4 universal asynchronous transceivers (UART4/UART5/UART6/UART7). These 7 interfaces provide asynchronous communication, support for IrDA SIR ENDEC transmission codec, multi-processor communication mode, single-line half-duplex communication mode, and LIN master/slave function.

The communication rate of USART1/UART6/UART7 interface can reach 4.5Mbit/sec, and the communication rate of other interfaces can reach 2.25Mbit/sec.

The USART1, USART2 and USART3 interfaces have hardware CTS and RTS signal management, ISO7816-compatible smart card mode, and SPI-like communication mode, all of which can use DMA operations.

The main features of USART are as follows:

- Full duplex, asynchronous communication
- NRZ standard format
- Fractional baud rate generator system, baud rate programmable, used for sending and receiving, up to 4.5 Mbits/s
- Programmable data word length (8 or 9 bits)
- Configurable stop bit, supporting 1 or 2 stop bits
- LIN master's ability to send synchronous interrupts and LIN slave's ability to detect interrupters. When USART hardware is configured as LIN, it generates 13 bit interrupters and detects 10/11 bit interrupters
- Output sending clock for synchronous transmission

- IRDA SIR encoder decoder, supports 3/16 bit duration in normal mode
- Smart card simulation function
 - ◆ The smart card interface supports the asynchronous smart card protocol defined in ISO7816-3
 - ◆ 0.5 and 1.5 stop bits for smart cards
- Single-wire half duplex communication
- Configurable multi-buffer communication using DMA, receiving/sending bytes in SRAM using centralized DMA buffer
- Independent transmitter and receiver enable bits
- Detection flag
 - ◆ Receive buffer is full
 - ◆ Send buffer empty
 - ◆ End of transmission flag
- Parity control
 - ◆ Send parity bit
 - ◆ Verify the received data
- Four error detection flags
 - ◆ Overflow error
 - ◆ Noise error
 - ◆ Frame error
 - ◆ Parity error
- 10 USART interrupt sources with flags
 - ◆ CTS change
 - ◆ LIN disconnect detection
 - ◆ Send data register is empty
 - ◆ Send complete
 - ◆ Received data register is full
 - ◆ Bus was detected to be idle
 - ◆ Overflow error
 - ◆ Frame error
 - ◆ Noise error
 - ◆ Parity the error
- Multi-processor communication, if the address does not match, then enter the silent mode;
- Wake up from silent mode (via idle bus detection or address flag detection)
- Mode configuration:

USART modes	USART1	USART2	USART3	UART4	UART5	UART6	UART7
Asynchronous mode	Y	Y	Y	Y	Y	Y	Y
Hardware flow control	Y	Y	Y	N	N	N	N

USART modes	USART1	USART2	USART3	UART4	UART5	UART6	UART7
Multi-cache communication (DMA)	Y	Y	Y	Y	Y	Y	Y
Multiprocessor communication	Y	Y	Y	Y	Y	Y	Y
Synchronize	Y	Y	Y	N	N	N	N
Smart card	Y	Y	Y	N	N	N	N
Half duplex (single line mode)	Y	Y	Y	Y	Y	Y	Y
IrDA	Y	Y	Y	Y	Y	Y	Y
LIN	Y	Y	Y	Y	Y	Y	Y

2.16 Serial peripheral interface (SPI)

The device integrates 3 SPI interfaces, reusable as an I²S interface, SPI shares resources with I²S.

SPI allow the chip to communicate with peripheral devices in a half/full duplex, synchronous, serial manner. This interface can be configured in master mode and provides a communication clock (SCK) for external slave devices. Interfaces can also work in a multi-master configuration. It can be used for a variety of purposes, including two-line simplex synchronous transmission using a two-way data line, and reliable communication using CRC checks.

The main functions of SPI interfaces are as follows:

- 3-wire full-duplex synchronous transmission
- Two-wire simplex synchronous transmission with or without a third bidirectional data line
- 8 or 16 bit transmission frame format selection
- Master or slave operations
- Support multi-master mode
- 8 master mode baud rate predivision frequency coefficient (maximum $f_{PCLK}/2$)
- Slave mode frequency (maximum $f_{PCLK}/2$)
- Fast communication between master mode and slave mode
- NSS can be managed by software or hardware in both master and slave modes: dynamic change of master/slave modes
- Programmable clock polarity and phase
- Programmable data order, MSB before or LSB before
- Dedicated send and receive flags that trigger interrupts
- SPI bus busy flag;
- Hardware CRC for reliable communication;
 - ◆ In send mode, the CRC value can be sent as the last byte;
 - ◆ In full-duplex mode, CRC is automatically performed on the last byte received.
- Master mode failures, overloads, and CRC error flags that trigger interrupts
- Single-byte send and receive buffer with DMA capability: generates send and receive requests
- Maximum speed: SPI1 interface 36Mbps, SPI2/SPI3 interface 18Mbps

2.17 Serial audio interface (I²S)

I²S is a 3-pin synchronous serial interface communication protocol. The device integrates 2 standard I²S interfaces (multiplexed with SPI) and can operate in master or slave mode. I²S can be configured for 16-bit, 24-bit or 32-bit transmission, or as input or output channels, supporting audio sampling frequencies from 8KHz to 96KHz. It supports four audio standards, including Philips I²S, MSB and LSB alignment, and PCM.

It can work in master and slave mode in half duplex communication. When it acts as a master device, it provides clock signals to external slave devices through an interface.

The main functions of I²S interface are as follows;

- Simplex communication (send or receive only)
- Master or slave operations
- 8-bit linear programmable prescaler for accurate audio sampling frequencies (8 KHZ to 96KHz)
- The data format can be 16, 24, or 32 bits
- Audio channel fixed packet frame is 16 bit (16 bit data frame) or 32 bit (16, 24 or 32 bit data frame)
- Programmable clock polarity (steady state)
- The overflows flag bit in slave sending mode and the overflows flag bit in master/slave receiving mode
- 16-bit data registers are used for sending and receiving, with one register at each end of the channel
- Supported I²S protocols:
 - ◆ I²S Philips standard
 - ◆ MSB alignment standard (left aligned)
 - ◆ LSB alignment standard (right aligned)
 - ◆ PCM standard (16-bit channel frame with long or short frame synchronization or 16-bit data frame extension to 32-bit channel frame)
- The data direction is always MSB first
- Both send and receive have DMA capability
- The master clock can be output to external audio devices at a fixed rate of 256xFs(Fs is the audio sampling frequency)

2.18 Quad serial peripheral interface (QSPI)

Integrated 1 channel QSPI single-host mode, can work in two modes of indirect and memory mapping.

The main features of the QSPI controller are as follows:

- Can be configured as Single SPI/Dual SPI/Quad SPI mode. In Single mode, it supports standard SPI operation and can work in half-duplex and full-duplex modes
- The operation mode of SPI can be configured in indirect mode or memory mapping mode, the command code in the instruction stage can be configured, and the alternate byte or mode byte in the alternate byte stage or mode stage can be configured
- Support 8-bit, 16-bit, 32-bit data access mode
- Data transceiver FIFO
- Support DMA operation
- Support FIFO interrupt, operation completion interrupt, timeout interrupt, data access error interrupt
- Maximum speed supports 4×36Mbps
- In indirect mode or memory mapping mode, the operation is divided into instruction stage, address stage, alternate byte stage, Dummy stage, and data stage. These stages can be configured to be skipped

2.19 Secure digital input output interface (SDIO)

Secure Digital Input and Output (Secure Digital Input and Output), referred to as SDIO interface, SDIO host interface provides an operation interface between AHB peripheral bus and Multimedia Card (MMC), SD memory card, SDIO

card devices.

SDIO host functions are as follows:

- Support "MultiMediaCard System Specification Version 4.2", support 1-bit (default), 4-bit and 8-bit data bus, forward compatible with earlier MMC protocol
- Support "SD Memory Card Specifications Version 2.0"
- Support "SD I/O Card Specification Version 2.0", support 1-bit (default) and 4-bit data format
- SDIO clock rate up to 48MHz
- SDIO does not support SPI communication

2.20 Controller Area Network (CAN)

The device integrates 2 channel CAN bus interface compatible with 2.0A and 2.0B (active) specifications, with bit rates up to 1Mbps. It can receive and send standard frames with 11-bit identifiers, as well as extended frames with 29-bit identifiers.

Main features:

- Support CAN protocol 2.0A and 2.0B active mode
- Baud rate up to 1Mbps
- Supports time-triggered communication
- Send
 - ◆ 3 sending mailboxes
 - ◆ The priority of sent packets can be configured by software
 - ◆ Records the timestamp of the time when the SOF was sent
- Receive
 - ◆ Level 3 depth of 2 receiving FIFO
 - ◆ Variable filter group:
 - ◆ There are 14 filter groups
 - ◆ Identifier list
 - ◆ The FIFO overflow processing mode is configurable
 - ◆ Record the time stamp of the receipt of the SOF
- Time-triggered communication mode
 - ◆ Disable automatic retransmission mode
 - ◆ 16-bit free run timer
 - ◆ Timestamp can be sent in the last 2 bytes of data
- Management
 - ◆ Interrupt masking
 - ◆ The mailbox occupies a separate address space to improve software efficiency

2.21 Universal serial bus (USB)

N32G4FR series products embed a full-speed USB-compatible device controller and follow the full-speed USB device (12Mbit/s) standard. The endpoints can be configured by software and have suspend/resume functions. The USB-specific 48MHz clock is directly generated by the internal main PLL (to ensure communication stability, the

clock source must be an HSE external high-speed crystal).

The main features of the USB device controller are as follows:

- Comply with the technical specifications of USB2.0 full-speed devices
- Configurable from 1 to 8 USB endpoints
- CRC (Cyclic Redundancy Check) generation/checking, non-return-to-zero (NRZI) reverse encoding/decoding and bit stuffing
- Double buffer mechanism supporting bulk/sync endpoints
- Support USB suspend/resume operation
- Frame lock clock pulse generation
- USB DP signal line supports internal 1.5K pull-up resistor (firmware control), with an accuracy of $\pm 5\%$

2.22 General purpose input and output interface (GPIO)

Up to 65 GPIO, which are divided into 5 groups (GPIOA/GPIOB/GPIOC/GPIOD/GPIOE), each group has 16 ports (8 GPIO in group D, 9 GPIO in group E). Each GPIO pin can be configured by software as an output (push pull or open drain), input (with or without pull-up/pull-down), or multiplexing peripheral function port. Most GPIO pins are shared with digital or analog multiplexing peripherals, and some I/O pins are multiplexed with clock pins. All GPIO pins except ports with analog input capability have high current passing capability.

The main features of GPIO are described as follows:

- Each bit of the GPIO port can be configured separately by the software into multiple modes:
 - ◆ Input floating
 - ◆ Input pull up (weak pull up)
 - ◆ Input pull down (weak pull down)
 - ◆ Analog input
 - ◆ Open drain output
 - ◆ Push-pull output
 - ◆ Push-pull multiplexing function
 - ◆ Open drain multiplexing function
- General I/O (GPIO)
 - ◆ During and just after reset, the alternate functions are not enabled, except for BOOT0 and BOOT1 (BOOT0 and BOOT1 are input pull-down) and NRST pin, the I/O port is configured to analog input mode.
 - ◆ During and just after reset, the alternate function is not turned on, the I/O port is configured as analog input mode, and after reset, the JTAG pin is placed in input pull-up or pull-down mode:
 - ✓ JTDI in pull-up mode;
 - ✓ JTCK in drop down mode;
 - ✓ JTMS in pull-up mode;
 - ✓ NJTRST is placed in pull-up mode
 - ◆ When configured as output, values written to the output data registers are output to the appropriate I/O pins. Can be output in push pull mode or open drain mode

- Separate bit setting or bit clearing functions
- External interrupt/wake up: All ports have external interrupt capability. In order to use external interrupts, ports must be configured in input mode
- Alternate function: port bit configuration register must be programmed before using default alternate function
- GPIO lock mechanism, which freezes I/O configurations. When a LOCK is performed on a port bit, the configuration of the port bit cannot be changed until the next reset

2.23 Analog/digital converter (ADC)

Up to 2 successive comparison ADC with 12-bit 4.7MSPs sampling rate, support single-ended input and differential input, ADC1 support 9 external channels, ADC2 supports 12 external channels. Some pins share two ADC channels and can measure up to 16 external signal sources and 3 internal signal sources.

The main features of ADC are described as follows:

- Support 12/10/8/6-bit resolution configurable
 - ◆ The highest sampling rate at 12bit resolution is 4.7MSPS
 - ◆ The maximum sampling rate at 10bit resolution is 6.1MSPS
 - ◆ The maximum sampling rate at 8bit resolution is 7.3MSPS
 - ◆ The maximum sampling rate at 6bit resolution is 8.9MSPS
- ADC clock source is divided into working clock source, sampling clock source and timing clock source
 - ◆ AHB_CLK can be configured as the working clock source, up to 144MHz
 - ◆ PLL can be configured as a sampling clock source, up to 80MHZ, support 1,2,4,6,8,10,12,16,32, 64,128,256 frequency division
 - ◆ AHB_CLK can be configured as the sampling clock source, up to 80MHz, and supports frequency 1,2,4,6,8,10,12,16,32
 - ◆ The timing clock is used for internal timing functions and the frequency must be configured to 1MHz
- Supports timer trigger ADC sampling
- Interrupts when conversion ends, injection conversion ends, and analog watchdog events occur
- Single and continuous conversion modes
- Automatic scan mode from channel 0 to channel N
- Support for self-calibration
- Data alignment with embedded data consistency
- Sampling intervals can be programmed separately by channel
- Both regular conversions and injection conversions have external triggering options
- Continuous mode
- Dual ADC mode, ADC1 and ADC2 combination
- ADC power supply requirements: 1.8V to 3.6V
- ADC input range: $V_{REF-} \leq V_{IN} \leq V_{REF+}$
- ADC can use DMA operations, and DMA requests are generated during regular channel conversion.

- Analog watchdog function can monitor one, multiple, or all selected channels with great precision. When the monitored signal exceeds the preset threshold, an interruption will occur.

2.24 Digital-to-analog converter (DAC)

Support 2 digital-to-analog converters (DAC). DAC is a digital-to-analog converter with 12-bit digital input and voltage output. The DAC module has 2 output channels, each channel has a separate converter, and the 2 DAC can be used at the same time without affecting each other. The DAC can input the reference voltage VREF+ through the pin to obtain more accurate conversion results.

This dual digital interface supports the following functions:

- 2 DAC converters: each with an output channel
- Configurable 8-bit or 12-bit output
- Configurable left and right data alignment in 12-bit mode
- Update function
- Generate noise wave
- Generate triangular wave
- Dual DAC channel independent or synchronous conversion
- Every channel can use DMA function.
- External trigger for conversion
- Input voltage VREF+

2.25 Temperature sensor (TS)

The temperature sensor produces a voltage that varies linearly with temperature in range of $1.8V < V_{DDA} < 3.6V$. The temperature sensor is internally connected to the input channel of ADC1_IN16 for converting the output of the sensor to a digital value.

2.26 Digital Video Interface (DVP)

DVP is a flexible and powerful CMOS optical sensor interface, which can easily realize the customer's image acquisition requirements, and the entire acquisition process does not require CPU intervention.

The functional characteristics of the DVP interface module are as follows:

- Pure hardware acquisition method
- Support clock output (typical value 24MHz) to provide clock to external CMOS chip
- 8 x 32bit FIFO, FIFO can transfer 4 bytes at a time
- Support DMA, no need for CPU intervention in the whole process of image acquisition
- The size of the acquired image must be an integer multiple of 4
- Supports the inversion of the captured image

2.27 Cyclic redundancy check calculation unit (CRC)

Integrated CRC32 and CRC16 functions, the cyclic redundancy check (CRC) calculation unit is based on a fixed generation polynomial to obtain any CRC calculation results. In many applications, CRC-based techniques are used to verify data transfer or storage consistency. Within the scope of the EN/IEC 60335-1 standard, which provides a means of detecting flash memory errors, CRC cells can be used to calculate signatures of software in real time and compare them with signatures generated when linking and generating the software.

The CRC has the following features:

- CRC16: supports polynomials $X^{16} + X^{15} + X^2 + X^0$
- CRC32: supports polynomials $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$
- CRC16 calculation time: 1 AHB clock cycles (HCLK)
- CRC32 calculation time: 1 AHB clock cycles (HCLK)
- The initial value for cyclic redundancy computing is configurable
- Support DMA mode

2.28 Security Acceleration Engine (SAC)

Embedded algorithm hardware acceleration engine supports a variety of international algorithms and national cryptographic symmetric cryptographic algorithms and hash cryptographic algorithm acceleration, which can greatly improve the encryption and decryption speed compared with pure software algorithms.

The supported algorithms of hardware are as follows:

- Support DES symmetric algorithm
 - ◆ DES and 3DES encryption and decryption operations are supported
 - ◆ TDES supports 2KEY and 3KEY modes.
 - ◆ Support CBC and ECB modes
- AES symmetric algorithm is supported
 - ◆ 128bit/192bit/ 256bit key length is supported
 - ◆ Support CBC, ECB and CTR modes
- Support SHA hash algorithm
 - ◆ Support SHA1/SHA224/SHA256
- Support MD5 summarization algorithm
- Support symmetric national secret SM1, SM4, SM7 algorithm and SM3 hash algorithm.

2.29 Unique device serial number (UID)

N32G4FR series products have two built-in unique device serial numbers of different lengths, which are 96-bit Unique Device ID (UID) and 128-bit Unique Customer ID (UCID). These two device serial numbers are stored in the system configuration block of flash memory. The information they contain is written at the time of delivery and is guaranteed to be unique to any of the N32G4FR series microcontrollers under any circumstances and can be read by user applications or external devices through the CPU or JTAG/SWD interface and cannot be modified.

The 96-bit UID is usually used as a serial number or password. When writing flash memory, this unique identifier is combined with software encryption and decryption algorithm to further improve the security of code in flash memory.

UCID is 128-bit, which complies with the definition of national technology chip serial number. It contains the information related to chip production and version.

2.30 Serial single-wire JTAG debug port (SWJ-DP)


Embedded ARM SWJ-DP interface, which is a combination of JTAG and serial single-line debugging interface, can achieve serial single-line debugging interface or JTAG interface connection. The JTMS and JTCK signals of JTAG share pins with SWDIO and SWCLK respectively, and a special signal sequence on the JTMS pin is used to switch between JTAG-DP and SW-DP.

3 Pinouts and description

3.1 Pinouts


3.1.1 QFN32

Figure 3-1 N32G4FR Series QFN32 pinout




3.1.2 QFN40

Figure 3-2 N32G4FR Series QFN40 pinout




3.1.3 LQFP64

Figure 3-3 N32G4FR Series LQFP64 pinout



3.1.4 LQFP80

Figure 3-4 N32G4FR Series LQFP80 pinout



3.2 Pin definition

For details of alternate functions for IO, please refer to the "Alternate function" section within the "GPIO and AFIO" chapter of the User Manual.

Table 3-1 Pin definition

Package				Pin name	Type ⁽¹⁾	I/O ⁽²⁾ structure	Fail safe ⁽⁸⁾ support	Main functions ⁽³⁾ (after reset)	Optional multiplexing function of ⁽⁶⁾	
QFN32	QFN40	LQFP64	LQFP80						Default	Redefine
-	-	-	1	PE2	I/O	FT	Yes	PE2	UART6_TX	DVP_HSYNC
-	-	-	2	PE3	I/O	FT	Yes	PE3	UART6_RX	DVP_VSYNC
-	-	1	3	VBAT	S	-	-	VBAT	-	-
-	-	2	4	PC13-TAMPER- RTC ⁽⁴⁾	I/O	TC	Yes	PC13 ⁽⁵⁾	TAMPER-RTC	-
1	1	3	5	PC14- OSC32_IN ⁽⁴⁾	I/O	TC	Yes	PC14 ⁽⁵⁾	OSC32_IN	-
2	2	4	6	PC15- OSC32_OUT ⁽⁴⁾	I/O	TC	Yes	PC15 ⁽⁵⁾	OSC32_OUT	-
3	3	5	7	OSC_IN ⁽⁷⁾	I	TC	Yes	OSC_IN	-	-
4	4	6	8	OSC_OUT ⁽⁷⁾	O	TC	No	OSC_OUT	-	-
5	5	7	9	NRST	I/O	-	-	NRST	-	-
-	-	8	10	PC0	I/O	TTa	No	PC0	ADC12_IN6 ⁽¹⁰⁾ I2C3_SCL	DVP_D2 UART6_TX
-	-	9	11	PC1	I/O	TTa	No	PC1	ADC12_IN7 ⁽¹⁰⁾ I2C3_SDA	UART6_RX
-	-	10	12	PC2	I/O	TTa	No	PC2	ADC12_IN8 ⁽¹⁰⁾	UART7_TX SPI3_NSS I2S3_WS
-	-	11	13	PC3	I/O	TTa	No	PC3	ADC12_IN9 ⁽¹⁰⁾	UART7_RX SPI3_SCK I2S3_CK
6	6	12	14	VSSA	S	-	-	VSSA	-	-
7	7	13	15	VDDA	S	-	-	VDDA	-	-
8	8	14	16	PA0-WKUP	I/O	TTa	No	PA0	WKUP USART2_CTS ADC1_IN1 ⁽⁹⁾ TIM2_CH1_ETR TIM5_CH1 TIM8_ETR	SPI3_MISO
-	9	15	17	PA1	I/O	TTa	No	PA1	USART2_RTS ADC1_IN2 ⁽⁹⁾ TIM5_CH2 TIM2_CH2 DVP_HSYNC	SPI3_MOSI I2S3_SD
-	10	16	18	PA2	I/O	TTa	No	PA2	USART2_TX TIM5_CH3 ADC12_IN11 ⁽¹⁰⁾ TIM2_CH3	-

Package				Pin name	Type ⁽¹⁾	I/O ⁽²⁾ structure	Fail safe ⁽⁸⁾ support	Main functions ⁽³⁾ (after reset)	Optional multiplexing function of ⁽⁶⁾	
QFN32	QFN40	LQFP64	LQFP80						Default	Redefine
-	11	17	19	PA3	I/O	TTa	No	PA3	DVP_VSYNC USART2_RX TIM5_CH4 ADC1_IN4 ⁽⁹⁾ TIM2_CH4 DVP_PCLK	-
-	-	18	20	VSS_4	S	-	-	VSS_4	-	-
-	12	19	21	VDD_4	S	-	-	VDD_4	-	-
9	13	20	22	PA4	I/O	TTa	No	PA4	SPI1_NSS USART2_CK DAC_OUT1 ADC2_IN1 ⁽⁹⁾ DVP_D0 QSPI_NSS	I2C2_SCL
10	14	21	23	PA5	I/O	TTa	No	PA5	SPI1_SCK DAC_OUT2 ADC2_IN2 ⁽⁹⁾ DVP_D1 QSPI_SCK	I2C2_SDA
11	15	22	24	PA6	I/O	TTa	No	PA6	SPI1_MISO TIM8_BKIN ADC1_IN3 ⁽⁹⁾ TIM3_CH1 DVP_D2 QSPI_IO0	TIM1_BKIN
12	16	23	25	PA7	I/O	TTa	No	PA7	SPI1_MOSI TIM8_CH1N ADC2_IN4 ⁽⁹⁾ TIM3_CH2 DVP_D3 QSPI_IO1	TIM1_CH1N
13	17	24	26	PC4	I/O	TTa	No	PC4	ADC2_IN5 ⁽⁹⁾ DVP_D4 QSPI_IO2 UART7_TX	I2C3_SCL
14	18	25	27	PC5	I/O	TTa	No	PC5	ADC2_IN12 ⁽¹⁰⁾ DVP_D5 QSPI_IO3 UART7_RX	I2C3_SDA
-	19	26	28	PB0	I/O	TC	No	PB0	TIM3_CH3 TIM8_CH2N DVP_D6	TIM1_CH2N UART6_TX
-	20	27	29	PB1	I/O	TTa	No	PB1	ADC2_IN3 ⁽⁹⁾ TIM3_CH4 TIM8_CH3N DVP_D7	TIM1_CH3N UART6_RX
-	-	28	30	PB2	I/O	TTa	No	PB2/BOOT1	ADC2_IN13 ⁽¹⁰⁾	DVP_D3 UART4_TX SPI1_NSS
-	-	-	31	PE7	I/O	TC	No	PE7	-	TIM1_ETR UART4_RX SPI1_SCK

Package				Pin name	Type ⁽¹⁾	I/O ⁽²⁾ structure	Fail safe ⁽⁸⁾ support	Main functions ⁽³⁾ (after reset)	Optional multiplexing function of ⁽⁶⁾	
QFN32	QFN40	LQFP64	LQFP80						Default	Redefine
-	-	-	32	PE8	I/O	TC	No	PE8	-	TIM1_CH1N UART5_TX SDIO_DAT0 SPI1_MISO
-	-	-	33	PE9	I/O	TC	No	PE9	-	TIM1_CH1 UART5_RX SDIO_DAT1 SPI1_MOSI
-	-	-	34	PE10	I/O	TC	No	PE10	-	TIM1_CH2N SDIO_DAT2 SPI2_NSS I2S2_WS
-	-	-	35	PE11	I/O	TC	No	PE11	-	TIM1_CH2 SDIO_DAT3 SPI2_SCK I2S2_CK
-	-	-	36	PE12	I/O	TC	No	PE12	-	TIM1_CH3N SDIO_CLK SPI2_MISO
-	-	-	37	PE13	I/O	TC	No	PE13	-	TIM1_CH3 SPI2_MOSI I2S2_SD SDIO_CMD
15	-	29	38	PB10	I/O	TC	No	PB10	I2C2_SCL USART3_TX	TIM2_CH3 DVP_D4
16	-	30	39	PB11	I/O	TC	No	PB11	I2C2_SDA USART3_RX	TIM2_CH4 DVP_D5
-	-	31	40	VSS_1	S	-	-	VSS_1	-	-
-	-	32	41	VDD_1	S	-	-	VDD_1	-	-
-	21	33	42	PB12	I/O	TC	No	PB12	SPI2_NSS I2S2_WS I2C2_SMBA USART3_CK TIM1_BKIN CAN2_RX	-
-	22	34	43	PB13	I/O	TC	No	PB13	SPI2_SCK I2S2_CK USART3_CTS TIM1_CH1N CAN2_TX	UART5_TX
-	23	35	44	PB14	I/O	TC	No	PB14	SPI2_MISO TIM1_CH2N USART3_RTS	UART5_RX
-	24	36	45	PB15	I/O	TC	No	PB15	SPI2_MOSI I2S2_SD TIM1_CH3N	-
-	-	-	46	PD8	I/O	TC	No	PD8	-	USART3_TX SPI3_NSS I2S3_WS CAN1_RX
-	-	-	47	PD9	I/O	TC	No	PD9	-	USART3_RX SPI3_SCK I2S3_CK CAN1_TX

Package				Pin name	Type ⁽¹⁾	I/O ⁽²⁾ structure	Fail safe ⁽⁸⁾ support	Main functions ⁽³⁾ (after reset)	Optional multiplexing function of ⁽⁶⁾	
QFN32	QFN40	LQFP64	LQFP80						Default	Redefine
-	-	-	48	PD10	I/O	TC	No	PD10	-	USART3_CK CAN2_RX
-	-	-	49	PD14	I/O	TC	No	PD14	-	TIM4_CH3 I2C4_SCL TIM8_CH1
-	-	-	50	PD15	I/O	FT	Yes	PD15	-	TIM4_CH4 I2C4_SDA TIM8_CH2
-	-	37	51	PC6	I/O	TC	Yes	PC6	I2S2_MCK TIM8_CH1 SDIO_DAT6 I2C4_SCL	TIM3_CH1 SPI2_NSS I2S2_WS USART2_CTS
-	-	38	52	PC7	I/O	TC	Yes	PC7	I2S3_MCK TIM8_CH2 SDIO_DAT7 I2C4_SDA	TIM3_CH2 SPI2_SCK I2S2_CK USART2_RTS
-	-	39	53	PC8	I/O	TC	Yes	PC8	TIM8_CH3 SDIO_DAT0	TIM3_CH3 SPI2_MISO USART2_TX
-	-	40	54	PC9	I/O	TC	Yes	PC9	TIM8_CH4 SDIO_DAT1	TIM3_CH4 SPI2_MOSI I2S2_SD USART2_RX
17	25	41	55	PA8	I/O	FT	Yes	PA8	USART1_CK TIM1_CH1 MCO	-
18	26	42	56	PA9	I/O	FT	Yes	PA9	USART1_TX TIM1_CH2	I2C4_SCL
19	27	43	57	PA10	I/O	FT	Yes	PA10	USART1_RX TIM1_CH3	I2C4_SDA
20	28	44	58	PA11	I/O	FT	Yes	PA11	USART1_CTS USBDM CAN1_RX TIM1_CH4	-
21	29	45	59	PA12	I/O	FT	Yes	PA12	USART1_RTS USBDP CAN1_TX TIM1_ETR	-
22	30	46	60	PA13	I/O	FT	Yes	JTMS- SWDIO	-	PA13 UART4_TX
23	-	47	61	VSS_2	S	-	-	VSS_2	-	-
24	31	48	62	VDD_2	S	-	-	VDD_2	-	-
25	32	49	63	PA14	I/O	FT	Yes	JTCK- SWCLK	-	PA14 UART4_RX
26	33	50	64	PA15	I/O	FT	Yes	JTDI	SPI3_NSS I2S3_WS	TIM2_CH1_ETR PA15 SPI1_NSS USART2_CTS TIM8_CH1N
-	-	51	65	PC10	I/O	TC	Yes	PC10	UART4_TX SDIO_DAT2	USART3_TX SPI3_SCK I2S3_CK QSPI_NSS

Package				Pin name	Type ⁽¹⁾	I/O ⁽²⁾ structure	Fail safe ⁽⁸⁾ support	Main functions ⁽³⁾ (after reset)	Optional multiplexing function of ⁽⁶⁾	
QFN32	QFN40	LQFP64	LQFP80						Default	Redefine
-	-	52	66	PC11	I/O	TC	Yes	PC11	UART4_RX SDIO_DAT3	USART3_RX SPI3_MISO QSPI_SCK
-	-	53	67	PC12	I/O	TC	Yes	PC12	UART5_TX SDIO_CLK	USART3_CK SPI3_MOSI I2S3_SD QSPI_IO0 TIM8_CH2N
-	-	-	68	PD0	I/O	FT	Yes	PD0	-	CAN1_RX UART4_TX QSPI_IO1
-	-	-	69	PD1	I/O	FT	Yes	PD1 ⁽⁷⁾	-	CAN1_TX UART4_RX QSPI_IO2
-	-	54	70	PD2	I/O	TC	Yes	PD2 ⁽⁷⁾	TIM3_ETR UART5_RX SDIO_CMD	SPI3_NSS I2S3_WS QSPI_IO3 TIM8_CH3N
27	34	55	71	PB3	I/O	FT	Yes	JTDO	SPI3_SCK I2S3_CK	PB3 TRACESWO TIM2_CH2 SPI1_SCK USART2_RTS TIM8_BKIN
28	35	56	72	PB4	I/O	FT	Yes	NJTRST	SPI3_MISO	PB4 TIM3_CH1 SPI1_MISO USART2_TX TIM8_ETR
29	36	57	73	PB5	I/O	FT	Yes	PB5	I2C1_SMBA SPI3_MOSI I2S3_SD	TIM3_CH2 SPI1_MOSI CAN2_RX USART2_RX TIM1_BKIN
-	37	58	74	PB6	I/O	TC	Yes	PB6	I2C1_SCL TIM4_CH1	USART1_TX CAN2_TX
-	-	59	75	PB7	I/O	TC	Yes	PB7	I2C1_SDA TIM4_CH2	USART1_RX
30	38	60	76	BOOT0	I	-	-	BOOT0	-	-
-	-	61	77	PB8	I/O	TC	Yes	PB8	TIM4_CH3 SDIO_DAT4	I2C1_SCL CAN1_RX UART5_TX
-	-	62	78	PB9	I/O	TC	Yes	PB9	TIM4_CH4 SDIO_DAT5	I2C1_SDA CAN1_TX UART5_RX
31	39	63	79	VSS_3	S	-	-	VSS_3	-	-
32	40	64	80	VDD_3	S	-	-	VDD_3	-	-

1. I = input, O = output, S = power supply, HiZ = high impedance.
2. FT: tolerate 5V; TTA: tolerates 3.3V and supports analog peripherals; TC: ordinary 3.3V I/O
3. Some functions are only supported in some models of chips.

4. The PC13, PC14 and PC15 pins are powered by a power switch capable of absorbing only a limited amount of current (3mA). Therefore, the three pins as output pins have the following limitations: as output pins, they can only work in 2MHz mode, the maximum driving load is 30pF, and the total output current of the three pins at the same time cannot exceed 3mA.
5. When the backup area is powered on for the first time, these pins are in the main function state. After that, even if they are reset, the state of these pins is controlled by the backup area registers (these registers will not be reset by the main reset system). For specific information on how to control these IO ports, please refer to the battery backup area of N32G4FR series user's reference manual and relevant chapters of BKP register.
6. Some multiplexing functions can be configured to other pins by software (if the corresponding package model has this pin). For details, please refer to the multiplexing function I/O chapter and debugging setting chapter of N32G4FR series user reference manual.
7. Pin 5 and pin 6 of QFN32, QFN40, LQFP64 package are configured as OSC_IN and OSC_OUT function pins by default after the chip is reset. Software can reset these two pins to PD0 and PD1 functions. When used as PD0 and PD1, these two pins can only be used as ordinary IO functions. However, for LQFP80 package, because PD0 and PD1 are inherent functional pins, there is no need to re-image by software. For more details, please refer to the reuse function I/O chapter and debugging settings chapter of N32G4FR user reference manual.
8. Fail-safe means that when the chip has no power input, the input high level is added to IO, and there is no phenomenon that the input high level is poured into the chip, which leads to a certain voltage on the power supply and consumes current.
9. The corresponding ADC channel is a fast channel, supporting the highest sampling rate 4.7MSPS(12Bit).
10. The corresponding ADC channel is a slow channel, supporting the highest sampling rate 4.7MSPS(12Bit).

Note: ADC12_INx appears in the pin name label in the Table, indicating that this pin can be ADC1_INx or ADC2_INx. For example, ADC12_IN9 indicates that this pin can be configured as ADC1_IN9 or ADC2_IN9.

TIM2_CH1_ETR in the multiplexing function corresponding to pin PA0 in the Table indicates that the function can be configured as TIM2_CH1 or TIM2_ETR. Similarly, the name of the remapping multiplexing function corresponding to PA15, TIM2_CH1_ETR, has the same meaning.

For the port of FT in the Table, it is necessary to ensure that the difference between IO voltage and power supply voltage is less than 3.6V

4 Electrical specification

4.1 Parameter condition

All voltages are based on VSS unless otherwise specified.

4.1.1 Minimum and maximum values

Unless otherwise specified, all minimums and maximums will be guaranteed under the worst ambient temperature, supply voltage and clock frequency conditions by performing tests on 100% of the product on the production line at ambient temperatures $T_A=25\text{ }^{\circ}\text{C}$.

Note at the bottom of each form that data obtained through comprehensive evaluation, design simulation and/or process characteristics will not be tested on the production; Base on comprehensive evaluation, the minimum and maximum values are obtained by taking the average of the samples tested and adding or subtracting three times the standard distribution (mean $\pm 3\Sigma$).

4.1.2 Typical numerical value

Unless otherwise specified, typical data are based on $T_A=25\text{ }^{\circ}\text{C}$ and $V_{DD}=3.3\text{V}$. These data is untested and used only as a design guide for the user.


4.1.3 Typical curve

Unless otherwise specified, these typical curves are untested and used only as a design guide for the user.

4.1.4 Loading capacitor

The load conditions for measuring pin parameters are shown in Figure 4-1.


Figure 4-1 Pin load conditions



4.1.5 Pin input voltage


The measurement of the input voltage on pin is shown in Figure 4-2.

Figure 4-2 Pin voltage



4.1.7 Current consumption measurement

Figure 4-4 Current consumption measurement scheme



4.2 Absolute maximum rating

The load applied to the device may permanently damage the device if it exceeds the values given in the Absolute maximum rating list (Table 4-1、Table 4-2、Table 4-3). The maximum load that can be sustained is only given here, and it does not mean that the functional operation of the device under such conditions is correct. The reliability of the device will be affected when the device works for a long time under the maximum condition.

Table 4-1 Voltage characteristic

Symbol	Describe	Min	Max	Unit
$V_{DD} - V_{SS}$	Main power supply voltage (including V_{DDA} and V_{DD}) ⁽¹⁾	-0.3	4.0	V
V_{IN}	Input voltage on 5V tolerant pin ⁽³⁾	$V_{SS} - 0.3$	5.5	
	Input voltage on other pins ⁽²⁾	$V_{SS} - 0.3$	$V_{DD} + 0.3$	
$ \Delta V_{DDx} $	Voltage difference between different supply pins	-	50	mV
$ V_{SSx} - V_{SS} $	Voltage difference between different grounding pins	-	50	
$V_{ESD(HBM)}$	Electrostatic discharge voltage (Human body mode)	See paragraph 4.3.11 festival		

1. All power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply system within permissible limits.
2. V_{IN} shall not exceed its maximum value. Refer to Table 4-2 for current characteristics.
3. When 5.5V is applied to the 5V tolerant pin, V_{DD} cannot be less than 2.25V.

Table 4-2 Current characteristic

Symbol	Describe	Max ⁽¹⁾	Unit
I_{VDD}	Total current (supply current) through V_{DD}/V_{DDA} power line ⁽¹⁾⁽⁴⁾	100	mA
I_{VSS}	Total current (outflow current) through V_{SS} ground wire	100	
I_I	Output sink current on any I/O and control pins	12	
	Output current on any I/O and control pins	-12	
$I_{INJ(PIN)}^{(2)(3)}$	Injection current of NRST pin	-5/0	
	Injection current of other pins ⁽⁴⁾	+/-5	

1. All the power supply (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins of must always be connected to the power supply system within the external allowable range.
2. When $V_{IN} > V_{DD}$, there is a forward injection current; when $V_{IN} < V_{SS}$, there is a reverse injection current. $I_{INJ(PIN)}$ should not exceed its maximum value. Voltage characteristics refer to Table 4-1.
3. Reverse injection current can interfere with the analog performance of the device. See section 4.3.22.
4. When the maximum current occurs, the maximum allowable voltage drop of V_{DD} is $0.1V_{DD}$.

Table 4-3 Temperature characteristic

Symbol	Describe	Value	Unit
T_{STG}	Storage temperature range	-40 ~ +125	℃
T_J	Maximum junction temperature	125	℃

4.3 Operating conditions

4.3.1 General operating conditions

Table 4-4 General working conditions

Symbol	Parameter	Condition	Min	Max	Unit
f_{HCLK}	Internal AHB clock frequency	-	0	144	MHz
f_{PCLK1}	Internal APB1 clock frequency	-	0	36	
f_{PCLK2}	Internal APB2 clock frequency	-	0	72	
V_{DD}	Standard working voltage	-	1.8	3.6	V
V_{DDA}	Analog working voltage	Must be the same as $V_{DD}^{(1)}$	1.8	3.6	V
V_{BAT}	Backup partial working voltage	-	1.8	3.6	V
T_A	Ambient temperature (temperature number 7)	7 suffix version	-40	105	℃
T_J	Junction temperature range	7 suffix version	-40	125	℃

1. It is recommended that the same power supply be used to power the V_{DD} and V_{DDA} . During power-on and normal operation, a maximum of 300mV difference is allowed between the V_{DD} and V_{DDA} .

4.3.2 Operating conditions at power-on and power-off

The parameters given in the following table are based on the ambient temperatures listed in Table 4-4.

Table 4-5 Operating conditions at power-on and power-off

Symbol	Parameter	Condition	Min	Max	Unit
t_{VDD}	V_{DD} rising rate	Supply voltage goes from 0 to V_{DD}	20	∞	$\mu s/V$
	V_{DD} falling rate	Supply voltage drops from V_{DD} to 0	80	∞	

4.3.3 Embedded reset and power control module features

The parameters given in the following table are based on the ambient temperature and V_{DD} supply voltage listed in Table 4-4.

Table 4-6 Features of embedded reset and power control modules

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V _{PVD}	Level selection of programmable voltage detector (MSB of PWR_CTRL is 0)	PRS[2:0]=000 (rising edge)	2.09	2.18	2.27	V
		PRS[2:0]=000 (falling edge)	2	2.08	2.16	V
		PRS[2:0]=001 (rising edge)	2.19	2.28	2.37	V
		PRS[2:0]=001 (falling edge)	2.09	2.18	2.27	V
		PRS[2:0]=010 (rising edge)	2.28	2.38	2.48	V
		PRS[2:0]=010 (falling edge)	2.19	2.28	2.37	V
		PRS[2:0]=011 (rising edge)	2.38	2.48	2.58	V
		PRS[2:0]=011 (falling edge)	2.28	2.38	2.48	V
		PRS[2:0]=100 (rising edge)	2.47	2.58	2.69	V
		PRS[2:0]=100 (falling edge)	2.37	2.48	2.59	V
		PRS[2:0]=101 (rising edge)	2.57	2.68	2.79	V
		PRS[2:0]=101 (falling edge)	2.47	2.58	2.69	V
		PRS[2:0]=110 (rising edge)	2.66	2.78	2.9	V
		PRS[2:0]=110 (falling edge)	2.56	2.68	2.8	V
		PRS[2:0]=111 (rising edge)	2.76	2.88	3	V
		PRS[2:0]=111 (falling edge)	2.66	2.78	2.9	V
	Level selection of programmable voltage detector (MSB of PWR_CTRL is 1)	PRS[2:0]=000 (rising edge)	1.7	1.78	1.85	V
		PRS[2:0]=000 (falling edge)	1.61	1.68	1.75	V
		PRS[2:0]=001 (rising edge)	1.8	1.88	1.96	V
		PRS[2:0]=001 (falling edge)	1.7	1.78	1.85	V
		PRS[2:0]=010 (rising edge)	1.9	1.98	2.06	V
		PRS[2:0]=010 (falling edge)	1.8	1.88	1.96	V
		PRS[2:0]=011 (rising edge)	2	2.08	2.16	V
		PRS[2:0]=011 (falling edge)	1.9	1.98	2.06	V
		PRS[2:0]=100 (rising edge)	3.15	3.28	3.41	V
		PRS[2:0]=100 (falling edge)	3.05	3.18	3.31	V
		PRS[2:0]=101 (rising edge)	3.24	3.38	3.52	V
		PRS[2:0]=101 (falling edge)	3.15	3.28	3.41	V
		PRS[2:0]=110 (rising edge)	3.34	3.48	3.62	V
		PRS[2:0]=110 (falling edge)	3.24	3.38	3.52	V
		PRS[2:0]=111 (rising edge)	3.44	3.58	3.72	V
		PRS[2:0]=111 (falling edge)	3.34	3.48	3.62	V
V _{PVD hyst} ⁽¹⁾	PVD hysteresis	-	-	100	-	mV
V _{POR}	VDD power-on/power-off reset threshold	-	-	1.64/1.62	-	V
T _{RSTTEMPO} ⁽¹⁾	Reset duration	-	-	0.8	4	ms

1. Guaranteed by design, not tested in production.

4.3.4 Embedded reference voltage

The parameters given in the following table are based on the ambient temperature and VDD supply voltage listed in Table 4-4.

Table 4-7 Embedded reference voltage

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V_{REFINT}	Built-in reference voltage	$-40\text{ }^{\circ}\text{C} < T_A < +105\text{ }^{\circ}\text{C}$	1.164	1.20	1.236	V
$T_{S_vrefint}^{(1)}$	Sampling time of ADC when reading out internal reference voltage	-	-	5.1	$10^{(2)}$	μs

1. The shortest sampling time is obtained through multiple cycles in the application.
2. Guaranteed by design, not tested in production.

4.3.5 Power supply current characteristics

Current consumption is a combination of several parameters and factors, including operating voltage, ambient temperature, load of I/O pins, software configuration of the product, operating frequency, I/O pin flip rate, program location in memory, and code executed.

The measurement method of current consumption is described in Figure 4-4.

All of the current consumption measurements given in this section are while executing a reduced set of code.

4.3.5.1 Maximum current consumption

The microcontroller is under the following conditions:

- All I/O pins are in input mode and are connected to a static level -- V_{DD} or V_{SS} (no load).
- All peripherals are disabled except otherwise noted.
- The access time of the flash memory is adjusted to the fastest operating frequency (0 waiting periods from 0 to 32MHz, 1 waiting period from 32 to 64MHz, 2 waiting periods from 64MHz to 96MHz, 3 waiting periods from 96MHz to 128MHz, 4 waiting periods from 128MHz to 144MHz).
- Instruction prefetch is enabled (note: this parameter must be set before setting the clock and bus divider).
- When the peripheral is enable: $f_{PCLK1} = f_{HCLK}/4$, $f_{PCLK2} = f_{HCLK}/2$.
- $V_{DD}=3.63\text{V}$, ambient temperature equal to $105\text{ }^{\circ}\text{C}$.

The parameters given in Table 4-8 and Table 4-9 are based on the test at ambient temperature and V_{DD} supply voltage listed in Table 4-4.

Table 4-8 Maximum current consumption in run mode with data processing code running from internal flash memory

Symbol	Parameter	Condition	f_{HCLK}	Typ ⁽¹⁾	Unit
				$T_A = 105\text{ }^{\circ}\text{C}$	
I_{DD}	Supply current in operation mode	External clock ⁽²⁾ , Enable all peripherals	144MHz	29	mA
			72MHz	17	
			36MHz	11	
		External clock ⁽²⁾ , Turn off all peripherals.	144MHz	15.8	
			72MHz	9.7	
			36MHz	6.7	

1. Based on comprehensive evaluation, not tested in production.
2. PLL is enabled when $f_{HCLK}>8\text{MHz}$.

Table 4-9 Maximum current consumption in sleep mode

Symbol	Parameter	Condition	f_{HCLK}	Typ ⁽¹⁾	Unit
				$T_A = 105\text{ }^{\circ}\text{C}$	
I_{DD}	Supply current in sleep mode	External clock ⁽²⁾ , Enable all peripherals	144MHz	24.5	mA
			72MHz	14.2	
			36MHz	9.8	
		External clock ⁽²⁾ , Turn off all peripherals.	144MHz	8.4	
			72MHz	6.0	
			36MHz	4.6	

1. Based on comprehensive evaluation, not tested in production.
2. PLL is enabled when $f_{HCLK} > 8\text{MHz}$.

4.3.5.2 Typical current consumption

MCU is under the following conditions:

- All I/O pins are in input mode and are connected to a static level -- V_{DD} or V_{SS} (no load).
- All peripherals are disabled unless otherwise noted.
- The access time of the flash memory is adjusted to the fastest operating frequency (0 waiting periods from 0 to 32MHz, 1 waiting period from 32 to 64MHz, 2 waiting periods from 64MHz to 96MHz, 3 waiting periods from 96MHz to 128MHz, 4 waiting periods from 128MHz to 144MHz).
- Ambient temperature and V_{DD} supply voltage conditions are listed in Table 4-4.
- Instruction prefetch is enabled (note: this parameter must be set before setting the clock and bus divider). When the peripheral is turned on: $f_{PCLK1} = f_{HCLK}/4$, $f_{PCLK2} = f_{HCLK}/2$, $f_{ADCCLK} = f_{PCLK2}/4$.

Table 4-10 Typical current consumption in running mode, data processing code runs from internal Flash

Symbol	Parameter	Condition	f_{HCLK}	Typ ⁽¹⁾		Unit
				Enable all peripherals ⁽²⁾	Disable all peripherals.	
I_{DD}	Supply current in operation mode	External clock ⁽³⁾	144MHz	28.6	14.2	mA
			72MHz	17.7	8.1	
			36MHz	9.1	5.3	
		Run in high-speed internal RC oscillator (HSI), use AHB prescaler to reduce frequency.	128MHz	27.9	12.7	mA
			72MHz	17.5	7.2	
			36MHz	8.4	3.9	

1. Typical values are measured at $T_A = 25^\circ\text{C}$ and $V_{DD} = 3.3\text{V}$.
2. Add an additional 0.8mA current consumption to each analog section of the ADC. In an application environment, this current is only increased when the ADC is turned on (set ADC_CTRL2.ON bit).
3. External clock is 8MHz, PLL is enabled when $f_{HCLK} > 8\text{MHz}$.

Table 4-11 Typical current consumption in sleep mode

Symbol	Parameter	Condition	f_{HCLK}	Typ ⁽¹⁾		Unit
				Enable all peripherals ⁽²⁾	Disable all peripherals	
I_{DD}	Supply current in sleep mode	External clock ⁽³⁾	144MHz	23.3	8	mA
			72MHz	12.9	5.3	
			36MHz	7.7	3.6	
		Run in high-speed internal RC oscillator (HSI), use AHB prescaler to reduce frequency.	128MHz	22.5	6.1	mA
			72MHz	11.8	3.5	
			36MHz	7.0	2.2	

1. Typical values are measured at $T_A = 25^\circ\text{C}$ and $V_{DD} = 3.3\text{V}$.
2. Add an additional 0.8mA current consumption to each analog section of the ADC. In the application environment, this current is only increased when the ADC is turned on (set ADC_CTRL2.ON bit).
3. External clock is 8MHz, PLL is enabled when $f_{HCLK} > 8\text{MHz}$.

4.3.5.3 Low power mode current consumption

MCU is under the following conditions:

- All I/O pins are in input mode and are connected to a static level -- V_{DD} or V_{SS} (no load).
- All peripherals are disabled unless otherwise noted.

Table 4-12 Typical and maximum current consumption in power-down mode and standby mode

Symbol	Parameter	Condition	Typ ⁽¹⁾		Unit
			T _A =25 ℃	T _A =105 ℃	
I _{DD}	Supply current in STOP0 mode	The voltage regulator is in operation mode, low-speed and high-speed internal RC oscillators and high-speed oscillators are off (Independent watchdog is off)	260	1000	μA
		The voltage regulator is in low power consumption mode, and the low-speed and high-speed internal RC oscillators and high-speed oscillators are off (Independent watchdog is off)	120	650	
	Supply current in STOP2 mode	The external low-speed clock is turned on, RTC is running, R-SRAM is maintained, all I/O states are maintained, and the independent watchdog is off.	5	66	
	Supply current in STANDBY mode	Low-speed RC oscillator and independent watchdog are on.	3	36	
		The internal low-speed RC oscillator is on, and the independent watchdog is off.	2.8	35	
		The internal low-speed RC oscillator and independent watchdog are off, and the low-speed oscillator and RTC is off.	2.6	34	
I _{DD_VBAT}	Supply current of Backup Area (VBAT)	Low speed oscillator and RTC is on.	2	10	

1. Based on comprehensive evaluation, it is not tested in production.

4.3.6 External clock source characteristics

4.3.6.1 High-speed external clock source(HSE)

The characteristic parameters in the following table are measured using a high-speed external clock source, and the ambient temperature and supply voltage refer to the conditions specified in Table 4-4.

Table 4-13 High speed external user clock characteristics (Bypass mode)

Symbol	Parameter	Condition	Min	Typ	Max	Unit
f _{HSE_ext}	User external clock frequency ⁽¹⁾	-	4	8	32	MHz
V _{HSEH}	OSC_IN input pin high voltage		0.8V _{DD}	-	V _{DD}	V
V _{HSEL}	OSC_IN input pin low voltage		V _{SS}	-	0.3V _{DD}	
t _{w(HSE)}	The time when OSC_IN is high or low ⁽¹⁾		16	-	-	ns
t _{r(HSE)} t _{f(HSE)}	The rising or falling time of OSC_IN ⁽¹⁾		-	-	20	
C _{in(HSE)}	OSC_IN input capacitive reactance ⁽¹⁾	-	-	5	-	pF
DuCy _(HSE)	duty cycle	-	45	-	55	%
I _L	OSC_IN input leakage current	V _{SS} ≤V _{IN} ≤V _{DD}	-	-	±1	μA

1. Guaranteed by design, not tested in production.

4.3.6.2 Low-speed external clock source(LSE)

The characteristic parameters given in the following table are measured using a low speed external clock source, and the ambient temperature and supply voltage refer to the conditions specified in Table 4-4.

Table 4-14 Low-speed external user clock characteristics (Bypass mode)

Symbol	Parameter	Condition	Min	Typ	Max	Unit
f_{LSE_ext}	User external clock frequency ⁽¹⁾	-	0	32.768	1000	KHz
V_{LSEH}	OSC32_IN input pin high voltage		$0.7V_{DD}$	-	V_{DD}	V
V_{LSEL}	OSC32_IN input pin low voltage		V_{SS}	-	200	mV
$t_{w(LSE)}$	The time when OSC32_IN is high or low ⁽¹⁾		450	-	-	ns
$t_{r(LSE)}$ $t_{f(LSE)}$	The rising or falling time of OSC32_IN ⁽¹⁾		-	-	50	
$DuCy_{(LSE)}$	duty cycle	-	30	-	70	%
I_L	OSC32_IN input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	± 1	μA

1. Guaranteed by design, not tested in production.

Figure 4-5 AC timing diagram of external high-speed clock source





Figure 4-6 Ac timing diagram of external low-speed clock source



High-speed external clock generated using a crystal/ceramic resonator

High speed external clocks (HSE) can be generated using an oscillator consisting of a 4~32MHz crystal/ceramic resonator. The information presented in this section is based on a comprehensive feature evaluation using typical external components listed in the table below. In applications, the resonator and load capacitance must be as close to


the oscillator pins as possible to reduce output distortion and stabilization time at startup. For detailed crystal resonator parameters (frequency, package, accuracy, etc.), please consult the appropriate manufacturer. (The crystal resonator mentioned here is usually referred to as passive crystal oscillator).

Table 4-15 HSE 4~32MHz oscillator characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Condition	Min	Typ	Max	Unit
f_{OSC_IN}	Oscillator frequency	-	4	8	32	MHz
R_F	Feedback resistance	-	-	160	-	k Ω
i_2	HSE driving current	$V_{DD}=3.3V, V_{IN}=V_{SS}$ 30pF load	-	1.3	-	mA
g_m	Oscillator transconductance	Startup	-	10	-	mA/V
$t_{SU(HSE)}^{(3)}$	Start time(8M crystal)	V_{DD} is stabilized	-	3	-	ms

1. The characteristic parameters of the resonator are given by the crystal/ceramic resonator manufacturer.
2. Guaranteed by design, it is not tested in production.
3. $t_{SU(HSE)}$ is the start time, from the time when HSE is enabled by the software to the time when a stable 8MHz oscillation is obtained. This value is measured on a standard crystal resonator and can vary widely depending on the crystal manufacturer.

Figure 4-7 Typical application using 8MHz crystal



1. The R_{EXT} value depends on the properties of the crystal.

Low-speed external clock generated by a crystal/ceramic resonator

The low speed external clock (LSE) can be generated using an oscillator consisting of a 32.768KHz crystal/ceramic resonator. The information presented in this section is based on a comprehensive feature evaluation using typical external components listed in table below. In applications, the resonator and load capacitance must be as close to the oscillator pins as possible to reduce output distortion and stabilization time at startup. For detailed crystal resonator parameters (frequency, package, accuracy, etc.), please consult the appropriate manufacturer. (The crystal resonator mentioned here is usually referred to as passive crystal oscillator)

Note: For C_{L1} and C_{L2} , it is recommended to use high quality ceramic dielectric containers. Usually C_{L1} and C_{L2} have the same parameters. Crystal manufacturers usually give parameters for load capacitance as serial combinations of C_{L1} and C_{L2} .

Load capacitance C_L is calculated by the following formula: $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$, where C_{stray} is the capacitance of the pin and the PCB or PCB-related capacitance.


For example, if a resonator with a load capacitance of $C_L=6pF$ is selected and $C_{stray}=2pF$, then $C_{L1}=C_{L2}=8pF$.

Table 4-16 LSE oscillator characteristics ($f_{LSE}=32.768kHz$)⁽¹⁾

Symbol	Parameter	Condition	Min	Typ	Max	Unit
R_F	Feedback resistance	-	-	5	-	M Ω
g_m	Oscillator transconductance	-	5	-	-	$\mu A/V$
$t_{SU(LSE)}^{(2)}$	Startup time	V_{DD} is stabilized	-	2	-	s

1. Guaranteed by design, it is not tested in production.
2. $T_{SU(LSE)}$ is the startup time, which is the period from the LSE enabled by the software to the stable 32.768kHz oscillation. This value is measured on a standard crystal resonator and can vary widely depending on the crystal manufacturer.

Figure 4-8 Typical application using 32.768kHz crystal⁽¹⁾⁽²⁾



1. Please refer to the Crystal Selection Guide.
2. To ensure the working stability of the crystal, do not flip the adjacent pins when the crystal is working.

4.3.7 Internal clock source characteristics

The characteristic parameters given in the following table were measured using ambient temperature and supply voltage in accordance with Table 4-4.

4.3.7.1 High speed internal (HSI) RC oscillator

Table 4-17 HSI oscillator characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Condition	Min	Typ	Max	Unit
f_{HSI}	frequency	VDD=3.3V, T _A =25°C, after calibration	7.92 ⁽³⁾	8	8.08 ⁽³⁾	MHz
DuCy _(HSI)	Duty cycle	-	45	-	55	%
ACC _{HSI}	Temperature drift of HSI oscillator ⁽⁴⁾	VDD=3.3V, T _A = -40~105 °C	-2.5	-	2.5	%
t _{SU(HSI)}	HSI oscillator start-up time	-	-	-	5	μs
I _{DD(HSI)}	HSI oscillator power consumption	-	-	40	-	μA

1. V_{DD}= 3.3V, T_A=-40 ~ 105 °C, unless otherwise specified.
2. Guaranteed by design, not tested in production.
3. Production calibration accuracy, excluding welding effects. Welding brings about +1.5% frequency deviation range.
4. Frequency deviation includes the effect of welding, data is from sample testing, not tested in production.

4.3.7.2 Low speed internal (LSI) RC oscillator

Table 4-18 LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$f_{\text{LSI}}^{(2)}$	Output frequency	25 °C calibration, VDD =3.3V	38	40	42	KHz
		VDD =1.8V ~3.6V, T _A = -40~105 °C	30	40	60	KHz
t _{SU(LSI)} ⁽²⁾	LSI oscillator start-up time	-	-	40	80	μs
I _{DD(LSI)} ⁽²⁾	LSI oscillator power consumption	-	-	0.1	-	μA

1. V_{DD}= 3.3V, T_A=-40 ~ 105 °C, unless otherwise specified.
2. Guaranteed by design, not tested in production.

4.3.8 Wake up time from low power mode

The wake-up time listed in Table 4-19 is measured during the wake-up phase of an 8MHz HSI RC oscillator. The clock source used when waking up depends on the current operating mode:

- STOP0/STOP2/STANDBY mode: Clock source is RC oscillator.
- SLEEP mode: Clock source is the clock used when entering SLEEP mode.

All times were measured using ambient temperature and supply voltage in accordance with Table 4-4.

Table 4-19 Wake-up time in low power mode

Symbol	Parameter	Typ	Unit
$t_{WUSLEEP}^{(1)}$	Wake up from sleep mode	480	ns
$t_{WUSTOP0}^{(1)}$	Wake up from STOP0 (voltage regulator is in running mode)	20	μs
	Wake up from STOP0 (voltage regulator is in low power mode)	22	
$t_{WUSTOP2}^{(1)}$	Wake up from STOP2	40	
$t_{WUSTDBY}^{(1)}$	Wake up from STANDBY mode	100	

1. The wake-up time is measured from the start of the wake-up event to the first instruction read by the user program.

4.3.9 PLL characteristic

The parameters listed in Table 4-20 are measured when the ambient temperature and power supply voltage refer to the conditions in Table 4-4.

Table 4-20 PLL characteristic

Symbol	Parameter	Value			Unit
		Min	Typ	Max ⁽¹⁾	
f_{PLL_IN}	PLL input clock ⁽²⁾	4	8.0	32	MHz
	PLL input clock duty cycle	40	-	60	%
f_{PLL_OUT}	PLL frequency doubling output clock	32	-	144	MHz
t_{LOCK}	PLL Ready indicates the signal output time.	-	-	150	μs
Jitter	Rms cycle-to-cycle jitter @144MHz	-	5	-	ps
I_{pll}	Operating Current of PLL @144MHz VCO frequency.	-	700	-	μA

1. Based on comprehensive evaluation, not tested in production.
2. Care needs to be taken to use the correct frequency doubling factor to input the clock frequency according to PLL so that f_{PLL_OUT} is within the allowable range.

4.3.10 FLASH memory characteristics

Unless otherwise specified, all characteristic parameters are obtained at $T_A = -40 \sim 105^\circ C$.

Table 4-21 Flash memory characteristics

Symbol	Parameter	Condition	Min ⁽¹⁾	Typ ⁽¹⁾	Max ⁽¹⁾	Unit
t _{prog}	32-bit programming time	T _A = -40~105 °C	-	112	225	μs
t _{ERASE}	Page (2K bytes) erase time	T _A = -40~105 °C	-	2	20 ⁽²⁾ 100 ⁽³⁾	ms
t _{ME}	Whole erase time	T _A = -40~105 °C	-	-	100	ms
I _{DD}	Power supply current	Read mode, f _{HCLK} =144MHz, 3 waiting cycles, V _{DD} =3.3V	-	-	3.62	mA
		Write mode, f _{HCLK} =144MHz, V _{DD} =3.3V	-	-	6.5	mA
		Erase mode, f _{HCLK} =144MHz, V _{DD} =3.3V	-	-	4.5	mA
		Power-down mode/shutdown, V _{DD} = 3.3 ~ 3.6V.	-	-	0.035	μA
V _{prog}	Programming voltage	-	1.8	3.0	3.6	V

1. Guaranteed by design, not tested in production.
2. Memory space with 10k erase times
3. Memory space with 100k erasing times

Table 4-22 Flash endurance and data retention

Symbol	Parameter	Condition	Min ⁽¹⁾	Unit
N _{END}	Endurance (Note: number of erasures)	T _A = -40 ~ 105 °C (suffix 7); The Flash capacity is 256KB.	10	Thousand times
		T _A = -40 ~ 105 °C (suffix 7); The Flash capacity is 512KB, of which the first 256KB of storage space	10	
		T _A = -40 ~ 105 °C (suffix 7); The Flash capacity is 512KB, including the last 256KB of storage space.	100	
t _{RET}	Data retention period	T _A = 85 °C	20	year

1. Based on comprehensive evaluation, not tested in production.

4.3.11 Absolute maximum (electrical sensitivity)

Based on three different tests (ESD, LU), a specific measurement method is used to test the strength of the chip to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharge (a positive pulse followed by a negative pulse one second later) is applied to all pins of all samples.

Table 4-23 Absolute maximum ESD value

Symbol	Parameter	Condition	Type	Min ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (Human body model)	T _A = +25 °C, In accordance with MIL-STD-883K Method 3015.9	3A	4000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (Charging device model)	T _A = +25 °C, In accordance with ESDA/JEDEC JS-002-2018	C3	1000	

1. Based on comprehensive evaluation, not tested in production.

Static latch-up

In order to evaluate the latch-up performance, two complementary static latching tests need to be performed on 6 samples:

- Supply voltage exceeding limit for each power pin.
- Current is injected into each input, output, and configurable I/O pin.

This test conforms to JEDEC78E integrated circuit latch-up standard.

Table 4-24 Electrical sensitivity

Symbol	Parameter	Condition	Type	Min ⁽¹⁾
LU	Static latch-up type	T _A = +25 °C , in accordance with JEDEC78E	Class II A	±100mA, 1.5*V _{DDMAX}

1. Test at room temperature.

4.3.12 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters listed in the following table are measured according to the conditions in Table 4-4. All I/O ports are CMOS and TTL compatible.

Table 4-25 I/O static characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V _{IL}	Input low level voltage	TTL port	V _{SS}	-	0.8	V
V _{IH}	Input high level voltage		2	-	V _{DD}	
V _{IL}	Input low level voltage	CMOS port	V _{SS}	-	0.35 V _{DD}	
V _{IH}	Input high level voltage		0.65 V _{DD}	-	V _{DD}	
V _{hys}	Schmitt trigger voltage hysteresis ⁽¹⁾	V _{DD} =3.3V	200	-	-	mV
		V _{DD} =2.5V	200	-	-	
		V _{DD} =1.8V	0.1*V _{DD} ⁽²⁾	-	-	
I _{lkg}	Input leakage current ⁽³⁾	V _{DD} =Maximum V _{PAD} =0 or V _{PAD} =V _{DD} ⁽⁵⁾	-1	-	1	μA
R _{PU}	Weak pull-up equivalent resistance ⁽⁴⁾	V _{DD} =3.3V, V _{IN} = V _{SS}	75	-	220	kΩ
		V _{DD} =2.5V, V _{IN} = V _{SS}	95	-	310	
		V _{DD} = 1.8V, V _{IN} = V _{SS}	135	-	500	
R _{PD}	Weak pull-down equivalent resistance ⁽⁴⁾	V _{DD} =3.3V, V _{IN} = V _{DD}	75	-	235	kΩ
		V _{DD} = 2.5V, V _{IN} = V _{DD}	85	-	315	
		V _{DD} = 1.8V, V _{IN} = V _{DD}	120	-	495	
C _{IO}	Capacitance of I/O pin	-	-	5	-	pF

1. Hysteresis voltage of Schmitt trigger switch level. Based on comprehensive evaluation, not tested in production.
2. At least 100mV.
3. If there is reverse current backflow at the adjacent pins, the leakage current may be higher than the maximum value.
4. Pull-up and pull-down resistors are implemented with a switchable PMOS/NMOS.
5. V_{PAD} refers to the input voltage of the IO pin.

All I/O ports are CMOS and TTL compatible (no software configuration required) and their features take into account most of the strict CMOS process or TTL parameters:

- For V_{IH}:
If V_{DD} is between [1.8V ~ 3.08V]; Uses CMOS features but includes TTL.
If V_{DD} is between [3.08V ~ 3.60V]; Uses TTL feature but includes CMOS.
- For V_{IL}:
If V_{DD} is between [1.8V ~ 2.28V]; Uses TTL feature but includes CMOS.
If V_{DD} is between [2.28V ~ 3.60V]; Uses CMOS features but includes TTL.

Output drive current

GPIO (general purpose input/output port) can absorb or output up to +/-12mA current. In user applications, the number of I/O pins must ensure that the driving current does not exceed the absolute maximum rating given in Section

4.2:

- The sum of the current drawn from V_{DD} by all I/O ports, plus the maximum operating current drawn by the MCU on V_{DD} , cannot exceed the absolute maximum rating of I_{VDD} (Table 4-2).
- The sum of the current drawn by all I/O ports and drawn from V_{SS} , plus the maximum operating current drawn by the MCU on V_{SS} , cannot exceed the absolute maximum ratings, I_{VSS} (Table 4-2).

Output voltage

Unless otherwise specified, the parameters listed in Table 4-27 were measured using ambient temperature and V_{DD} supply voltage in accordance with Table 4-4. All I/O ports are CMOS and TTL compatible.

Table 4-26 IO driving capability Table

Driving grade	$I_{OH}^{(1)}$, $V_{DD}=3.3V$	$I_{OL}^{(1)}$, $V_{DD}=3.3V$	$I_{OH}^{(1)}$, $V_{DD}=2.5V$	$I_{OL}^{(1)}$, $V_{DD}=2.5V$	$I_{OH}^{(1)}$, $V_{DD}=1.8V$	$I_{OL}^{(1)}$, $V_{DD}=1.8V$	Unit
2	-2	2	-1.5	1.5	-1.2	1.2	mA
4	-4	4	-3	3	-2.5	2.5	mA
8	-8	8	-7	7	-5	5	mA
12	-12	12	-11	11	-7.5	7.5	mA

1. Guaranteed by design, not tested in production.

Table 4-27 Output voltage characteristic

Symbol	Parameter	Condition	Min	Max	Unit
$V_{OL}^{(1)}$	Output low level	$V_{DD} = 3.3V$, $I_{OL} = 2mA, 4mA, 8mA, \text{ and } 12mA$	V_{SS}	0.4	V
		$V_{DD} = 2.5V$, $I_{OL} = 1.5mA, 3mA, 7mA, \text{ and } 11mA$	V_{SS}	0.4	
		$V_{DD} = 1.8V$, $I_{OL} = 1.2mA, 2.5mA, 5mA, \text{ and } 7.5mA$	V_{SS}	$0.2 \cdot V_{DD}$	
$V_{OH}^{(2)}$	Output high level	$V_{DD} = 3.3V$, $I_{OH} = -2mA, -4mA, -8mA, \text{ and } -12mA$	$2.4^{(3)}$	V_{DD}	
		$V_{DD} = 2.5V$, $I_{OH} = -1.5mA, -3mA, -7mA, \text{ and } -11mA$	$1.8^{(3)}$	V_{DD}	
		$V_{DD} = 1.8V$, $I_{OH} = -1.2mA, -2.5mA, -5mA, \text{ and } -7.5mA$	$0.8 \cdot V_{DD}$	V_{DD}	

1. The current I_{IO} absorbed by the chip must always follow the absolute maximum rating given in Table 4-2, and the sum of I_{IO} (all I/O pins and control pins) must not exceed I_{VSS} .
2. The current I_{IO} output from the chip must always follow the absolute maximum rating given in Table 4-2, and the sum of I_{IO} (all I/O pins and control pins) must not exceed I_{VDD} .
3. PC13, PC14 and PC15 are not in this range.

Input-output AC characteristics

The definitions and values of input and output AC characteristics are shown in Figure 4-9 and Table 4-28.

Unless otherwise specified, the parameters listed in Table 4-28 were measured using ambient temperature and supply voltage in accordance with Table 4-4.

Table 4-28 Output AC Characteristics⁽¹⁾

DS_CFGy Configuration	PMODEy[1:0] Configuration	Symbol	Parameter	Condition	Min	Max	Unit
0	xx (2mA)	$f_{max(10)out}$	Maximum frequency ⁽²⁾	$C_L=5pF, V_{DD}=3.3V$	-	75	MHz
				$C_L=5pF, V_{DD}=2.5V$	-	50	
				$C_L=5pF, V_{DD}=1.8V$	-	30	
		$t_{(10)out}$	Output delay	$C_L=5pF, V_{DD}=3.3V$	-	3.66	ns
				$C_L=5pF, V_{DD}=2.5V$	-	4.72	
				$C_L=5pF, V_{DD}=1.8V$	-	7.12	
		$t_{(10)in}$	Input delay	$C_L=50fF, V_{DD}=2.97V, V_{DD}=0.81V$ input characteristics at 1.8V and 2.5V are derated	-	2	ns

DS_CFGy Configuration	PMODEy[1:0] Configuration	Symbol	Parameter	Condition	Min	Max	Unit
1	00/01 (4mA)	$f_{\max(IO)out}$	Maximum frequency ⁽²⁾	$C_L = 10pF, V_{DD} = 3.3V$	-	90	MHz
				$C_L = 10pF, V_{DD} = 2.5V$	-	60	
				$C_L = 10pF, V_{DD} = 1.8V$	-	40	
		$t_{(IO)out}$	Output delay	$C_L = 10pF, V_{DD} = 3.3V$	-	3.5	ns
				$C_L = 10pF, V_{DD} = 2.5V$	-	4.5	
				$C_L = 10pF, V_{DD} = 1.8V$	-	6.74	
		$t_{(IO)in}$	Input delay	$C_L = 50fF, V_{DD} = 2.97V, V_{DDD} = 0.81V$ input characteristics at 1.8V and 2.5V are derated	-	2	
1	10 (8mA)	$f_{\max(IO)out}$	Maximum frequency ⁽²⁾	$C_L = 20pF, V_{DD} = 3.3V$	-	100	MHz
				$C_L = 20pF, V_{DD} = 2.5V$	-	75	
				$C_L = 20pF, V_{DD} = 1.8V$	-	50	
		$t_{(IO)out}$	Output delay	$C_L = 20pF, V_{DD} = 3.3V$	-	3.42	ns
				$C_L = 20pF, V_{DD} = 2.5V$	-	4.73	
				$C_L = 20pF, V_{DD} = 1.8V$	-	6.53	
		$t_{(IO)in}$	Input delay	$C_L = 50fF, V_{DD} = 2.97V, V_{DDD} = 0.81V$ input characteristics at 1.8V and 2.5V are derated	-	2	
1	11 (12mA)	$f_{\max(IO)out}$	Maximum frequency ⁽²⁾	$C_L = 30pF, V_{DD} = 3.3V$	-	120	MHz
				$C_L = 30pF, V_{DD} = 2.5V$	-	90	
				$C_L = 30pF, V_{DD} = 1.8V$	-	60	
		$t_{(IO)out}$	Output delay	$C_L = 30pF, V_{DD} = 3.3V$	-	3.34	ns
				$C_L = 3pF, V_{DD} = 2.5V$	-	4.26	
				$C_L = 3pF, V_{DD} = 1.8V$	-	6.34	
		$t_{(IO)in}$	Input delay	$C_L = 50fF, V_{DD} = 2.97V, V_{DDD} = 0.81V$ input characteristics at 1.8V and 2.5V are derated	-	2	

- I/O port speed can be configured by DS_CFGy and PMODEy[1:0]. See N32G4FR Series User Manual for the description of GPIO port configuration register.
- The maximum frequency is Figure 4-9 Define.

Figure 4-9 Input output AC characteristic definition





Figure 4-10 Transmission delay



4.3.13 NRST pin characteristics


The NRST pin input driver uses CMOS technology and integrates a pull-up resistor that cannot be disconnected, R_{PU} (see Table 4-29). Unless otherwise specified, the parameters listed in Table 4-29 are measured using the ambient temperature and supply voltage in accordance with the conditions in Table 4-4.

Table 4-29 NRST pin characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$V_{IL(NRST)}^{(1)}$	NRST input low voltage	$V_{DD} = 3.3\text{ V}$	V_{SS}	-	0.8	V
		$V_{DD} = 1.8\text{ V}$	V_{SS}	-	$0.3 \cdot V_{DD}$	
$V_{IH(NRST)}^{(1)}$	NRST input high voltage	$V_{DD} = 3.3\text{ V}$	2	-	V_{DD}	
		$V_{DD} = 1.8\text{ V}$	$0.7 \cdot V_{DD}$	-	V_{DD}	
$V_{hys(NRST)}$	NRST Schmitt trigger voltage hysteresis	$V_{DD} = 3.3\text{ V}$	200	-	-	mV
		$V_{DD} = 1.8\text{ V}$	$0.1 \cdot V_{DD}$	-	-	V
R_{PU}	Weak pull-up equivalent resistance ⁽²⁾	$V_{DD} = 3.3\text{ V}$	30	50	70	$K\Omega$
$V_{F(NRST)}^{(1)}$	NRST input filtered pulse	-	-	-	100	ns
$V_{NF(NRST)}^{(1)}$	NRST input unfiltered pulse	-	300	-	-	ns

1. Guaranteed by design, not tested in production.
2. The pull-up resistor is designed as a real resistor in series with a switchable PMOS. The resistance of this PMON/NMOS switch is very small (about 10%).

Figure 4-11 Recommended NRST pin protection for



1. Filter action.
2. The user must ensure that the NRST pin potential is below the maximum $V_{IL(NRST)}$ listed in Table 4-29, otherwise the MCU cannot be reset.

4.3.14 Timer characteristics

I/O port characteristics for details on the features of the I/O reuse function pins (output comparison, input capture, external clock, PWM output), See section 4.3.12

Table 4-30 TIM1/8 characteristics⁽¹⁾

Symbol	Parameter	Condition	Min	Max	Unit
$t_{res(TIM)}$	Timer resolution time	-	1	-	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 144MHz$	6.95	-	ns
f_{EXT}	Timer CH1 to CH4 external clock frequency	-	0	$f_{TIMxCLK}/2$	MHz
		$f_{TIMxCLK} = 144MHz$	0	72	MHz
Re_{TIM}	Timer resolution	-	-	16	bit
$t_{COUNTER}$	16-bit counter clock cycle when internal clock is selected	-	1	65536	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 144MHz$	0.00695	455	μs
t_{MAX_COUNT}	Maximum count	-	-	65536×65536	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 144MHz$	-	29.8	s

1. Guaranteed by design, not tested in production.

Table 4-31 TIM2/3/4/5 characteristics⁽¹⁾

Symbol	Parameter	Condition	Min	Max	Unit
$t_{res(TIM)}$	Timer resolution time	-	1	-	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 72MHz$	13.9	-	ns
f_{EXT}	Timer CH1 to CH4 external clock frequency	-	0	$f_{TIMxCLK}/2$	MHz
		$f_{TIMxCLK} = 72MHz$	0	36	MHz
Re_{TIM}	Timer resolution	-	-	16	bit
$t_{COUNTER}$	16-bit counter clock cycle when internal clock is selected	-	1	65536	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 72MHz$	0.0139	910	μs
t_{MAX_COUNT}	Maximum count	-	-	65536×65536	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 72MHz$	-	59.6	s

1. Guaranteed by design, not tested in production.

Table 4-32 IWDG counting maximum and minimum reset time (LSI = 40 KHz)

Prescaler	IWDG_PREDIV.P D[2:0]	Min ⁽¹⁾ IWDG_RELV.REL[11:0]=0	Max ⁽¹⁾ IWDG_RELV.REL[11:0]=0xFFFF	Unit
/4	000	0.1	409.6	ms
/8	001	0.2	819.2	
/16	010	0.4	1638.4	
/32	011	0.8	3276.8	
/64	100	1.6	6553.6	
/128	101	3.2	13107.2	
/256	11x	6.4	26214.4	

1. Guaranteed by design, not tested in production.

Table 4-33 WWDG counting maximum and minimum reset time (APB1 PCLK1 = 36MHz)

Prescaler	WWDG_CFG.TIM ERB[1:0]	Min ⁽¹⁾ WWDG_CFG.W[6:0]=0x3F	Max ⁽¹⁾ WWDG_CFG.W[6:0]=0x7F	Unit
/1	00	0.113	7.28	ms
/2	01	0.227	14.56	
/3	10	0.455	29.12	
/4	11	0.910	58.25	

1. Guaranteed by design, not tested in production.

4.3.15 I2C interface characteristics

Unless otherwise specified, the parameters listed in Table 4-34 were measured using ambient temperature, f_{PCLK1} frequency, and V_{DD} supply voltage in accordance with Table 4-4.

The I2C interface of the N32G4FR product conforms to the standard I2C communication protocol, but has the following limitations: SDA and SCL are not "true" open leak pins, and when configured for open leak output, the PMOS tube between the pin and VDD is closed, but still exists.


I2C interface features are listed in Table 4-34. See Section 4.3.12 for details about the features of the input/output multiplexing function pins (SDA and SCL).

Table 4-34 I²C interface characteristics

Symbol	Parameter	Standard mode ⁽¹⁾⁽²⁾		Fast mode ⁽¹⁾⁽²⁾		Fast+ mode ⁽¹⁾⁽²⁾		Unit
		Min	Max	Min	Max	Min	Max	
f _{SCL}	I ² C interface frequency	0.0	100	0	400	0	1000	KHz
t _{h(STA)}	Start condition holding time	4.0	-	0.6	-	0.26	-	μs
t _{w(SCLL)}	SCL clock low time	4.7	-	1.3	-	0.5	-	μs
t _{w(SCLH)}	SCL clock high time	4.0	-	0.6	-	0.26	-	μs
t _{su(STA)}	Start condition establishment time of repetition	4.7	-	0.6	-	0.26	-	μs
t _{h(SDA)}	SDA data retention time	0	3.4	0	0.9	0	0.4	μs
t _{su(SDA)}	SDA setup time	250.0	-	100	-	50	-	ns
t _{r(SDA)}	SDA and SCL rising time	-	1000	20+0.1Cb	300	-	120	ns
t _{f(SDA)}	SDA and SCL falling time	-	300	20+0.1Cb	300	-	120	ns
t _{su(STO)}	Stop condition establishment time	4.0	-	0.6	-	0.26	-	μs
t _{w(STO:STA)}	Time from stop condition to start condition (bus idle)	4.7	-	1.3	-	0.5	-	μs
Cb	Capacitive load per bus	-	400	-	400	-	100	pF
t _{v(SDA)}	Data validity time	-	3.45	-	0.9	-	0.45	μs
t _{v(ACK)}	Response effective time	-	3.45	-	0.9	-	0.45	μs

1. Guaranteed by design, not tested in production.
2. To achieve the maximum frequency of standard mode I²C, f_{CLK1} must be greater than 2MHz. To achieve the maximum frequency of fast mode I²C, f_{CLK1} must be greater than 4MHz.

Figure 4-12 I²C bus AC waveform and measurement circuit⁽¹⁾



1. The measuring points are set at CMOS level: $0.3V_{DD}$ and $0.7V_{DD}$.
2. The pull-up resistor depends on the I2C interface speed.
3. The resistance value depends on the actual electrical characteristics. The signal line can be directly connected without serial resistance.

4.3.16 SPI/I²S interface characteristics

Unless otherwise specified, the SPI parameters listed in Table 4-35 / Table 4-36 and the I²S parameters listed in Table 4-37 are measured using ambient temperature, f_{PCLKx} frequency, and V_{DD} supply voltage in accordance with Table 4-4.

See section 4.3.12 for details on the characteristics of the I/O reuse pins (NSS, SCLK, MOSI, MISO for SPI, WS, CLK, SD for I²S).

Table 4-35 SPI1 feature⁽¹⁾

Symbol	Parameter	Condition	Min	Max	Unit
f_{SCLK} $1/t_c(SCLK)$	SPI clock frequency	Master mode	-	36	MHz
		Slave mode	-	36	
$t_r(SCLK)$ $t_f(SCLK)$	SPI clock rise and fall time	Capacitance: C = 30pF	-	6	ns
DuCy(SCK)	SPI slave input clock duty cycle	SPI slave mode	45	55	%
$t_{su(NSS)}^{(1)}$	NSS setup time	Slave mode	$4t_{PCLK}$	-	ns
$t_h(NSS)^{(1)}$	NSS hold time	Slave mode	$2t_{PCLK}$	-	
$t_w(SCLKH)^{(1)}$ $t_w(SCLKL)^{(1)}$	SCLK high and low time	Master mode	$t_{PCLK} - 2$	$t_{PCLK} + 2$	
$t_{su(MI)}^{(1)}$	Enter the data setup time.	Master mode	3.5	-	
$t_{su(SI)}^{(1)}$		Slave mode	3	-	
$t_h(MI)^{(1)}$	Enter the data retention time	Master mode	3	-	
$t_h(SI)^{(1)}$		Slave mode	3	-	
$t_{a(SO)}^{(1)(2)}$	Data output access time	Slave mode, $f_{PCLK} = 20MHz$	0	$3t_{PCLK}$	
$t_{dis(SO)}^{(1)(3)}$	Data output prohibition time	Slave mode	2	10	
$t_v(SO)^{(1)}$	Data output effective time	Slave mode (after enabling edge)	-	12.5	
$t_v(MO)^{(1)}$		Master mode (after enable edge)	-	6.5	
$t_h(SO)^{(1)}$	Data output holding time	Slave mode (after enabling edge)	5	-	
$t_h(MO)^{(1)}$		Master mode (after enable edge)	-0.5	-	

Table 4-36 SPI2/3 feature⁽¹⁾

Symbol	Parameter	Condition	Min	Max	Unit
f_{SCLK} $1/t_c(SCLK)$	SPI clock frequency	Master mode	-	18	MHz
		Slave mode	-	18	
$t_r(SCLK)$ $t_f(SCLK)$	SPI clock rise and fall time	Capacitance: C = 30pF	-	8	ns
DuCy(SCK)	SPI slave input clock duty cycle	SPI slave mode	45	55	%
$t_{su(NSS)}^{(1)}$	NSS setup time	Slave mode	$4t_{PCLK}$	-	ns
$t_h(NSS)^{(1)}$	NSS hold time	Slave mode	$2t_{PCLK}$	-	

$t_{w(SCLKH)}^{(1)}$ $t_{w(SCLKL)}^{(1)}$	SCLK high and low time	Master mode		$t_{PCLK} - 2$	$t_{PCLK} + 2$
$t_{su(MI)}^{(1)}$	Enter the data setup time.	Master mode	SPI2	4	-
$t_{su(SI)}^{(1)}$			SPI3	5	-
$t_{th(MI)}^{(1)}$	Enter the data retention time	Slave mode	SPI2	4	-
$t_{th(SI)}^{(1)}$			SPI3	5	-
$t_{a(SO)}^{(1)(2)}$	Data output access time	Slave mode, $f_{PCLK} = 20\text{MHz}$		0	$3t_{PCLK}$
$t_{dis(SO)}^{(1)(3)}$	Data output prohibition time	Slave mode		2	10
$t_{v(SO)}^{(1)}$	Data output effective time	Slave mode (after enabling edge)	SPI2	-	13.5
$t_{v(MO)}^{(1)}$		Master mode (after enable edge)	SPI2	-	6.5
$t_{h(SO)}^{(1)}$	Data output holding time	Slave mode (after enabling edge)	SPI3	-	17.5
$t_{h(MO)}^{(1)}$		Master mode (after enable edge)	SPI3	-	9
			SPI2	4	-
			SPI3	4	-
			SPI2	1	-
			SPI3	1	-

1. Guaranteed by design, not tested in production.
2. The minimum value represents the minimum time to drive the output, and the maximum value represents the maximum time to get the data correctly.
3. The minimum value represents the minimum time for turning off the output and the maximum value represents the maximum time for placing the data line in a high resistance state.

Figure 4-13 SPI timing diagram-slave mode and CLKPHA=0






Figure 4-14 SPI timing diagram-slave mode and CLKPHA=1⁽¹⁾



1. The measuring points is set at 0.3V_{DD} and 0.7V_{DD}.

Figure 4-15 SPI timing diagram-master mode⁽¹⁾



1. The measuring points is set at 0.3V_{DD} and 0.7V_{DD}.


Table 4-37 I²S characteristics⁽¹⁾

Symbol	Parameter	Condition	Min	Max	Unit
f _{MCLK}	I ² S master clock	Master mode	-	256Fs ⁽³⁾	MHz

Symbol	Parameter	Condition		Min	Max	Unit
f_{CLK} $1/t_{c(CLK)}$	I ² S clock frequency	Master mode (32bit)		-	64*Fs	
		Slave mode (32bit)		-	64*Fs	
DuCy(SCK)	I ² S slave input clock duty cycle	I ² S slave mode		30	70	%
$t_{r(CLK)}$ $t_{f(CLK)}$	I ² S clock rise and fall time	Capacitance: CL = 50pF		-	8	ns
$t_{v(WS)}^{(1)}$	WS valid time	Master mode	I2S2	4.5	-	
			I2S3	6.5	-	
$t_{h(WS)}^{(1)}$	WS holding time	Master mode	I2S2	4.5	-	
			I2S3	0.5	-	
$t_{su(WS)}^{(1)}$	WS setup time	Slave mode	I2S2	5.5	-	
			I2S3	7	-	
$t_{h(WS)}^{(1)}$	WS holding time	Slave mode	I2S2	1.5	-	
			I2S3	2.5	-	
$t_{w(CLKH)}^{(1)}$	CLK high and low time	Master mode, f_{PCLK} = 16MHz, audio frequency 48kHz		312.5	-	
$t_{w(CLKL)}^{(1)}$				345	-	
$t_{su(SD_MR)}^{(1)}$	Enter the data setup time.	Master receiver	I2S2	4	-	
			I2S3	5	-	
$t_{su(SD_SR)}^{(1)}$		Slave receiver	I2S2	4	-	
			I2S3	4.5	-	
$t_{h(SD_MR)}^{(1)(2)}$	Enter the data retention time	Master receiver	I2S2	1.5	-	
			I2S3	1.5	-	
$t_{h(SD_SR)}^{(1)(2)}$		Slave receiver	I2S2	1.5	-	
			I2S3	1.5	-	
$t_{v(SD_ST)}^{(1)(2)}$	Data output effective time	Slave transmitter (after enable edge)	I2S2	-	14	
			I2S3	-	16.5	
$t_{h(SD_ST)}^{(1)}$	Data output holding time	Slave generator (after enable edge)	I2S2	3.5	-	
			I2S3	4.5	-	
$t_{v(SD_MT)}^{(1)(2)}$	Data output effective time	Master generator (after enable edge)	I2S2	-	6.5	
			I2S3	-	6	
$t_{h(SD_MT)}^{(1)}$	Data output holding time	Master generator (after enable edge)	I2S2	-0.5	-	
			I2S3	-0.5	-	


1. Guaranteed by design, not tested in production.
2. Depends on f_{PCLK} . For example, if f_{PCLK} =8MHz, then T_{PCLK} = $1/f_{PCLK}$ =125ns.
3. Audio signal sampling frequency.

Figure 4-16 I²S slave mode timing diagram (Philips protocol)⁽¹⁾



1. The measuring points is set at $0.3V_{DD}$ and $0.7V_{DD}$.
2. Transmit/receive of the last byte. There is no transmit/receive of this least significant bit before the first byte.

Figure 4-17 I²S Master mode timing diagram (Philips Protocol)⁽¹⁾



1. The measuring points is set at $0.3V_{DD}$ and $0.7V_{DD}$.
2. Transmit/receive of the last byte. There is no transmit/receive of this last bit before the first byte.

4.3.17 QSPI characteristic

Table 4-38 Characteristics of QSPI in SDR mode

Symbol	Parameter	Min	Max	Unit
f_{CK} $1/t_{CK}$	QSPI clock frequency	-	36	MHz
$t_{w(CKH)}$	SCK high and low time	$t_{CK}/2-2$	$t_{CK}/2$	ns
$t_{w(CKL)}$		$t_{CK}/2$	$t_{CK}/2+2$	ns
$t_{s(IN)}$	Enter data setup time.	4.5	-	ns
$t_{h(IN)}$	Enter the data retention time	4	-	ns
$t_{v(OUT)}$	Effective time of output data	-	5.5	ns
$t_{h(OUT)}$	Output data retention time	-0.15	-	ns

Figure 4-18 Timing of QSPI in SDR mode





Table 4-39 Characteristics of QSPI in DDR mode

Symbol	Parameter	Min	Max	Unit
f_{CK} $1/t_{CK}$	QSPI clock frequency	-	36	MHz
$t_{w(CKH)}$	SCK high and low time	$t_{CK}/2-2$	$t_{CK}/2$	ns
$t_{w(CKL)}$		$t_{CK}/2$	$t_{CK}/2+2$	ns
$t_{sf(IN)}$; $t_{sr(IN)}$	Enter data setup time.	4.5	-	ns
$t_{hf(IN)}$; $t_{hr(IN)}$	Enter the data retention time	4.5	-	ns
$t_{vf(OOUT)}$; $t_{vr(OOUT)}$	Effective time of output data	-	12	ns
$t_{hf(OOUT)}$; $t_{hr(OOUT)}$	Output data retention time	6	-	ns

Figure 4-19 Timing of QSPI in DDR mode



4.3.18 SD/SDIO host interface characteristics

Unless otherwise specified, the parameters listed in Table 4-40 are measured using ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage in accordance with the conditions in Table 4-4.

For details on the characteristics of the I/O alternate function pins (D[7:0], CMD, CK), see Section 4.3.12.

Figure 4-20 SDIO high-speed mode




Figure 4-21 SD default mode




Table 4-40 SD/MMC interface features

Symbol	Parameter	Condition	Min	Max	Unit
f _{pp}	Clock frequency in data transmission mode	CL ≤ 30pF	0	48	MHz
t _{W(CKL)}	Clock low time, f _{pp} = 16 MHz	CL ≤ 30pF	32	-	ns
t _{W(CKH)}	Clock high time	CL ≤ 30pF	30	-	
t _r	Clock rising time	CL ≤ 30pF	-	6	
t _f	Clock falling time	CL ≤ 30pF	-	6	
CMD, D input (refer to CK)					
t _{ISU}	Enter the setup time.	CL ≤ 30pF	1	-	ns
T _{IH}	Enter holding time	CL ≤ 30pF	1	-	
CMD, D output in MMC and SD high-speed mode (refer to CK)					
t _{OV}	Output effective time	CL ≤ 30pF	-	6	ns
t _{OH}	Output holding time	CL ≤ 30pF	0	-	
CMD, D output in SD default mode (refer to CK)					
t _{OVD}	Output valid default time	CL ≤ 30pF	-	8	ns
t _{OHD}	Output holding default time	CL ≤ 30pF	-1	-	

4.3.19 USB characteristics

USB (full speed) interface has been certified by USB-IF.

Table 4-41 USB startup time

Symbol	Parameter	Max	Unit
$t_{STARTUP}^{(1)}$	USB transceiver startup time	1	μs

1. Guaranteed by design, not tested in production.

Table 4-42 USB DC characteristic

Symbol	Parameter	Condition	Min ⁽¹⁾	Max ⁽¹⁾	Unit
Input level					
V _{DD}	USB operating voltage ⁽²⁾	-	3.0 ⁽³⁾	3.6	V
V _{DI} ⁽⁴⁾	Differential input sensitivity	I(USBDP, USBDM)	0.2	-	V
V _{CM} ⁽⁴⁾	Differential common mode range	Include V _{DI} scope	0.8	2.5	
V _{SE} ⁽⁴⁾	Single ended receiver threshold	-	1.3	2.0	
Output level					
V _{OL}	Static output low level	1.5kΩ R _L connected to 3.6V ⁽⁵⁾	-	0.3	V
V _{OH}	Static output high level	15kΩ R _L connected to V _{SS} ⁽⁵⁾	2.8	3.6	

1. All voltage measurements are based on the ground wire of the device.
2. In order to be compatible with the USB2.0 full-speed electrical specification, the USB operating voltage is 3.0~3.6V.
3. The correct USB function of N32G4FR series products can be guaranteed at 2.7V instead of degraded electrical characteristics in the voltage range of 2.7~3.0V.
4. Guaranteed by comprehensive evaluation, not tested in production.
5. R_L is the load connected to the USB drive.

Figure 4-22 USB timing: data signal rising and falling time definition




Table 4-43 Full-speed of USB electrical characteristics

Symbol	Parameter	Condition	Min ⁽¹⁾	Max ⁽¹⁾	Unit
t_r	Rise time ⁽²⁾	$CL \leq 50pF$	4	20	ns
t_f	Falling time ⁽²⁾	$CL \leq 50pF$	4	20	ns
t_{rfm}	Rising-falling time matching	t_r / t_f	90	110	%
V_{CRS}	Output signal cross voltage	-	1.3	2.0	V
R_s	Output series matching resistor	The matching resistor needs to be external, close to the chip pin.	27	39	Ω

1. Guaranteed by design, not tested in production.
2. Measurement data signal from 10% to 90%. For more details, see Chapter 7 (Version 2.0) of the USB Specification.

4.3.20 Characteristics of Digital Video Port (DVP) Interface

Table 4-44 shows the characteristics of DVP interface signal, Figure 4-23 shows the relevant time sequence.

Figure 4-23 DVP interface timing diagram




Table 4-44 Dynamic characteristics of DVP signal

Symbol	Parameter	Condition	Min	Max	Unit
PCLK	Pixel clock input	-	0	24	MHz
Dpixel	Pixel clock input duty cycle	-	30	70	%
t _{su} (DATA)	Enter the data setup time.	-	4	-	ns
t _h (DATA)	Data retention time	-	5	-	
t _{su} (HSYNC)	HSYNC Enter Setup Time	-	6.5	-	
t _{su} (VSYNC)	VSYNC Enter the setup time	-	6	-	
t _h (HSYNC) t _h (VSYNC)	HSYNC/VSYNC input hold time	-	3.5	-	

4.3.21 Characteristics of Controller Area Network (CAN) Interface

See Section 4.3.12 for details on the features of the input/output multiplexing function pins (CAN_TX and CAN_RX).

4.3.22 Electrical parameters of 12-bit analog-to-digital converter (ADC)

Unless otherwise specified, the parameters in Table 4-45 are measured using ambient temperature, f_{HCLK} frequency, and V_{DDA} supply voltage in accordance with the conditions in Table 4-4.

Note : It is recommended to perform a calibration at each power up.

Table 4-45 ADC characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V _{DDA}	supply voltage	-	1.8	-	3.6	V
V _{REF+}	Positive reference voltage	-	1.8	-	V _{DDA}	
f _{ADC}	ADC clock frequency	-	-	-	80	MHz
f _s ⁽²⁾	Sampling rate	1.8V ≤ V _{DD} ≤ 3.6V Resolution 12-bit	0.01 ⁽²⁾	-	4.7 ⁽¹⁾	MHz
		1.8V ≤ V _{DD} ≤ 3.6V, Resolution 10-bit	0.012 ⁽²⁾	-	6.1 ⁽¹⁾	MHz
		1.8V ≤ V _{DD} ≤ 3.6V, Resolution 8-bit	0.014 ⁽²⁾	-	7.3 ⁽¹⁾	MHz
		1.8V ≤ V _{DD} ≤ 3.6V, Resolution 6-bit	0.0175 ⁽²⁾	-	8.9 ⁽¹⁾	MHz
V _{AIN}	Conversion voltage range ⁽³⁾	-	0(V _{IN} or V _{REF-} Connect to ground)	-	V _{REF+}	V
R _{ADC} ⁽²⁾	Sampling switch resistance	Fast channel, Under the condition of 3.6V voltage	-	-	137.6	Ω
		Slow channel, Under the condition of 3.6V voltage	-	-	147	Ω
C _{ADC} ⁽²⁾	Internal sample and hold capacitor	-	-	5	-	pF
SNDR	Signal noise distortion ration	-	-	65	-	dBFS
T _{cal}	Calibration time	-	82			1/f _{ADC}
t _s ⁽²⁾	Sampling time	f _{ADC} = 80 MHz fast channel Resolution 12-bit	0.056	-	8.35	μs
		f _{ADC} = 80 MHz slow channel Resolution 12-bit	0.056	-	8.35	
T _s ⁽²⁾	Sampling cycles	f _{ADC} = 80 MHz fast channel Resolution 12-bit	4.5	-	601.5	1/f _{ADC}
		f _{ADC} = 80 MHz slow channel Resolution 12-bit	4.5	-	601.5	
t _{STAB} ⁽²⁾	Power-up time	-	6	10	20	μs
t _{CONV} ⁽²⁾	Total conversion time of (including sampling time)	-	8~614 (sampling T _s + gradually approaching 6.5/8.5/10.5/12.5)			1/f _{ADC}

1. Only fast channel support, f_{ADC} = 80 MHz.
2. Guaranteed by design, not tested in production.
3. V_{REF+} internally connects to V_{DDA} and V_{REF-} internally connects to V_{SSA}.

Formula 1: maximum R_{AIN} formula

$$R_{AIN} < \frac{T_s}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The above formula (Formula 1) is used to determine the maximum external impedance so that the error can be less than 1/4 LSB. Where N=12 (representing 12-bit resolution).

Table 4-46 ADC sampling time⁽¹⁾⁽²⁾

Input	Resolution	Rin(kΩ)	Typical value of minimum sampling time (ns)	Input	Resolution	Rin(kΩ)	Typical value of minimum sampling time (ns)
Fast channel	12-bit	0.06	37	Slow channel	12-bit	0.05	53
		0.36	45			0.35	73
		0.86	79			0.85	103
		4.86	300			4.85	345
		9.86	576			9.85	651
		19.86	1131			19.85	1257
		49.86	2776			49.85	3051
		99.86	5475			99.85	5982
Fast channel	10-bit	0.06	25	Slow channel	10-bit	0.05	46
		0.36	39			0.35	61
		0.86	64			0.85	88
		4.86	250			4.85	357
		9.86	478			9.85	540
		19.86	935			19.85	1040
		49.86	2294			49.85	2526
		99.86	4532			99.85	4963
Fast channel	8-bit	0.06	22	Slow channel	8-bit	0.05	39
		0.36	33			0.35	50
		0.86	52			0.85	71
		4.86	202			4.85	234
		9.86	391			9.85	457
		19.86	800			19.85	1012
		49.86	1838			49.85	2027
		99.86	3632			99.85	3984
Fast channel	6-bit	0.06	19	Slow channel	6-bit	0.05	32
		0.36	27			0.35	40
		0.86	41			0.85	56
		4.86	153			4.85	177
		9.86	292			9.85	330
		19.86	569			19.85	642
		49.86	1435			49.85	1666
		99.86	3001			99.85	3919

1. Guaranteed by design, not tested in production.
2. Typical values are measured at TA=25 °C and VDD= 3.3V.

Table 4-47 ADC accuracy-limited test conditions⁽¹⁾⁽²⁾

Symbol	Parameter	Test condition	Typ	Max	Unit
ET ⁽⁴⁾	composite error	$f_{HCLK} = 72 \text{ MHz}$, $f_{ADC} = 72 \text{ MHz}$, sample rate=1.75MSPS, $V_{DDA} = 3.3\text{V}$, $T_A = 25^\circ\text{C}$ The measurement is performed after ADC calibration. $V_{REF+} = V_{DDA}$	± 1.3	-	LSB
EO ⁽⁴⁾	offset error		± 1	-	
ED	Differential linear error		± 0.7	-	
EL	Integral linear error		± 0.8	-	

1. The DC accuracy values of the ADC are measured after internal calibration.
2. ADC Accuracy vs. Reverse Injection Current: Injecting reverse current on any standard analog input pin needs to be avoided, as this will significantly degrade the accuracy of an ongoing conversion on another analog input pin. It is recommended to add a Schottky diode (between the pin and ground) to standard analog pins where reverse injection current may occur.
3. How to inject current in the forward direction, as long as it is within the range of $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ given in Section 4.3.12, it will not affect the ADC accuracy.
4. Guaranteed by comprehensive evaluation, not tested in production.

Figure 4-24 ADC precision characteristics





Figure 4-25 Typical connection diagram using ADC




1. On the numerical values of R_{AIN} , R_{ADC} and C_{ADC} , see Table 4-45.

Note: $C_{parasitic}$ represents parasitic capacitance on PCB (related to soldering and PCB layout quality) and pads (approximately 7pF). A larger $C_{parasitic}$ value would reduce the accuracy of conversion, and the solution was to reduce f_{ADC} .

PCB design suggestions

The decoupling of the power supply must be connected as shown in Figure 4-26. The 10nF capacitors in the picture must be ceramic capacitors (good quality), and they should be as close to the MCU chip as possible.

Figure 4-26 Decoupling circuit of power supply and reference power supply



4.3.23 Electrical parameters of 12-bit digital-to-analog converter (DAC)

Unless otherwise specified, the parameters in Table 4-48 are measured using ambient temperature, fHCLK frequency, and VDDA supply voltage in accordance with the conditions in Table 4-4.

Table 4-48 DAC characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Annotate
V _{DDA}	Analog supply voltage	2.4	-	3.6	V	-
V _{DDD}	Digital supply voltage	1.0	1.1	1.2	V	-
V _{REF+}	Reference voltage	2.4	-	3.6	V	V _{REF+} must always be lower than V _{DDA}
V _{SSA}	Ground wire	0	-	0	V	-
R _L	Load resistance when buffer is open	5	-	-	KΩ	The minimum load resistance between DAC_OUT and V _{SSA}
C _L	Load Capacitance	-	-	50	pF	Maximum capacitance on DAC_OUT pin
DAC_OUT minimum	DAC_OUT voltage when buffer is open	0.2	-	-	V	The maximum DAC output span is given. When V _{REF+} =3.6V corresponds to a 12-bit input value 0x0E0~0xF1C, When V _{REF+} =2.4V corresponds to a 12-bit input value 0x155~0xEAB.
DAC_OUT maximum	DAC_OUT voltage when buffer is open	-	-	V _{REF+} - 0.2	V	
	DAC_OUT voltage when buffer is closed	-	-	V _{REF+} —5LSB		
I _{DD}	In static mode (standby mode), DAC DC consumption (V _{DDD} +V _{DDA} +V _{REF+})	-	425	600	μA	No load, enter the median 0x800
		-	500	700		No load, enter the maximum value when V _{REF+} = 3.6V.
I _{DDQ}	DC consumption of DAC in	-	5	350	nA	non-loaded

Symbol	Parameter	Min	Typ	Max	Unit	Annotate
	power-down mode ($V_{DDD}+V_{DDA}+V_{REF+}$)					
	DC consumption of DAC in power-down mode ($V_{DDA}+V_{REF+}$)	-	5	200		
DNL	Nonlinear distortion (deviation between two consecutive codes)	-	± 0.5	-	LSB	DAC is configured with 10 bits ($B1=B0=0$ at all times)
		-	± 2	-	LSB	DAC is configured with 12 bits
INL	Non-linearity accumulation (deviation between the measured value at code I and the line between code 0 and code 4095)	-	± 6	-	LSB	DAC is configured as 12-bit
offset	Offset error (the deviation between the measured value of code 0x800 and the ideal value $V_{REF+}/2$)	-	± 15	-	mV	DAC is configured as 12-bit
		-	± 17	-	LSB	With $V_{REF+}=3.6V$, the DAC is configured with 12 bits.
Gain error	Gain error	-	± 0.5	-	%	DAC is configured as 12-bit
$t_{SETTLING}$	Setting time (full range: 10-bit input code changes from minimum value to maximum value, and DAC_OUT reaches ± 1 LSB of its final value)	-	5	7	μs	$C_{LOAD} \leq 50pF$ $R_{LOAD} \geq 5k\Omega$
Update rate	When the input code changes slightly (from the value i to i+1LSB), the maximum frequency of the correct DAC_OUT is obtained.	-	-	1	MS/s	$C_{LOAD} \leq 50pF$ $R_{LOAD} \geq 5k\Omega$
t_{WAKEUP}	Time to wake up from off state (setting the CHxEN bit in DAC control register)	-	6.5	10	μs	$C_{LOAD} \leq 50pF, R_{LOAD} \geq 5k\Omega$ The input code is between the minimum and maximum possible values.
PSRR+	Power supply rejection ratio (relative to V_{DD33A}) (static DC measurement)	-	-67	-40	dB	Without $R_{LOAD}, C_{LOAD} \leq 50pF$

4.3.24 Temperature sensor (TS) characteristics

Unless otherwise specified, the parameters in Table 4-49 are measured using ambient temperature, f_{HCLK} frequency, and V_{DDA} supply voltage in accordance with the conditions in Table 4-4.

Table 4-49 Temperature sensor characteristics

Symbol	Parameter	Min	Typ	Max	Unit
$T_L^{(1)}$	Linearity of V_{SENSE} with respect to temperature	-	± 1	± 4	$^{\circ}C$
Avg_Slope ⁽¹⁾	Average slope	-	-4.1	-	mV/ $^{\circ}C$
$V_{30}^{(1)}$	Voltage at 30 $^{\circ}C$	-	1.32	-	V
$t_{START(1)}$	setting time	-	10	-	μs
$T_{S_temp}^{(2)(3)}$	When reading temperature, ADC sampling time	8.3	-	-	μs

1. Guaranteed by comprehensive evaluation, not tested in production.
2. Guaranteed by design, not tested in production.
3. The shortest sampling time of can be determined by the application through multiple cycles.

5 Package Information

5.1 QFN32

Figure 5-1 QFN32 package outline





Figure 5-2 QFN32 recommended footprint ⁽¹⁾



1. Dimensions are expressed in millimeters.

5.2 QFN40

Figure 5-3 QFN40 package outline





Figure 5-4 QFN40 recommended footprint ⁽¹⁾



1. Dimensions are expressed in millimeters.

5.3 LQFP64

Figure 5-5 LQFP64 package outline





Figure 5-6 LQFP64 recommended footprint ⁽¹⁾



1. Dimensions are expressed in millimeters.

5.4 LQFP80

Figure 5-7 LQFP80 package outline






Figure 5-8 LQFP80 recommended footprint ⁽¹⁾



1. Dimensions are expressed in millimeters.

5.5 Marking Information

Figure 5-9 QFN32/QFN40/LQFP64/LQFP80 marking information



6 Ordering information

Figure 6-1 N32G4FR Series Part Number Information




Table 6-1 N32G4FR Series Ordering Code

Ordering code ⁽¹⁾	Package	Package size	Packaging ⁽²⁾	SPQ ⁽³⁾	Temperature range
N32G4FRKCQ7	QFN32	4mm*4mm	Tray	490	-40 °C ~ 105 °C
N32G4FRKEQ7	QFN32	4mm*4mm	Tray	490	-40 °C ~ 105 °C
N32G4FRHCQ7	QFN40	5mm*5mm	Tray	490	-40 °C ~ 105 °C
N32G4FRHEQ7	QFN40	5mm*5mm	Tray	490	-40 °C ~ 105 °C
N32G4FRREL7	LQFP64	10mm*10mm	Tray	160	-40 °C ~ 105 °C
N32G4FRMEL7	LQFP80	12mm*12mm	Tray	119	-40 °C ~ 105 °C

- For the latest detailed ordering information, please refer to the Selection Guide.
- The packaging provided is the basic packaging. If user has any other requirements, please contact Nations.
- Minimum packaging quantity.

7 Version History

Date	Version	Modify
2020.4.18	V1.0	Initial version
2020.6.19	V1.1	1. Modify the definition of pin multiplexing in Section 3.2 2. Modify some electrical characteristics in Chapter 4
2020.9.16	V1.2	1. Modify the DVP FIFO size in Section 2.26: 32 x 32bit to 8 x 32bit 2. Modified 4.1.6 power supply scheme 3. Modified some parameters in 4.2 Absolute Maximum Ratings 4. Modified 4.3.2 Operating conditions at power-up and power-down VDD rise rate minimum value 5. Modified 4.3.3 Embedded Reset and Power Control Module Features 6. Modified 4.3.5 Supply Current Characteristics f_{HCLK} frequency and f_{PCLK1}/f_{PCLK2} 7. Modified the LSI parameters of 4.3.7 Internal clock source characteristics 8. Modified 4.3.9 FLASH storage characteristic parameters 9. Modified 4.3.12 I/O port characteristics 10. Modified 4.3.13 NRST pin characteristics 11. Modified 4.3.14 TIM feature tCOUNTER parameter 12. Modified 4.3.16 SPI/I2S Interface Characteristics Figure 4-20 13. Modified 4.3.21 12-bit analog-to-digital converter (ADC) electrical parameters 14. Modified 4.3.22 DAC electrical parameters 15. Modified 4.3.24 Temperature sensor characteristics
2020.11.27	V1.2.1	1. Modify the schematic diagram of 3.1 package 2. Modify the memory map in Figure 2-1 3. Modify the supplementary description of the pin definitions in Table 3-1
2021.08.02	V.1.2.2	1. Modify the parameters related to the current characteristics 2. Modify the parameters related to embedded reset and power control module characteristics 3. Modify the typical and maximum current consumption related parameters in shutdown and standby mode 4. Modify the parameters related to the high-speed external user clock characteristics 5. Modify parameters related to low-speed external user clock characteristics 6. Modify the parameters related to flash memory characteristics

		7. Modify the parameters related to flash memory lifetime and data retention period 8. Modify the conditions related to the absolute maximum value of ESD 9. Modify I/O static characteristics related parameters 10. Modify the output voltage characteristic conditions, refer to the new drive capability table 11. Modify the parameters related to the input and output AC characteristics 12. Modify the parameters related to the input NRST pin characteristics 13. Modify the parameters related to the input I2C interface characteristics 14. Modify the parameters related to the input SPI1 characteristics 15. Modify the parameters related to the input SPI2 characteristics 16. Modify the parameters related to the input I2S characteristics 17. Modify the input I2S master mode timing diagram identification error 18. Modify the parameters related to the input QSPI characteristics 19. Modify the parameters related to the input SD/MMC interface characteristics 20. Modify the parameters related to the dynamic characteristics of the input DVP signal 21. Modify the input ADC characteristic conditions and related parameters 22. Modify the parameters related to the input DAC characteristics 23. Modify the parameters related to the input temperature sensor characteristics
2021.09.17	V.1.2.2	1. Modify the general working conditions related conditions 2. Remarks for increased electrical sensitivity 3. Added remarks for IO static features 4. Added remarks for output voltage characteristics 5. Added silkscreen instructions
2021.10.22	V2.0.0	1. Version change 2. Modify the description of I/O port characteristic conditions
2022.05.23	V2.1	1. Pin multiplexing defines the ADC pin to indicate whether it is a slow channel or a fast channel 2. Added note on HSI oscillator characteristics 3. Modify the power-on time parameters of ADC characteristics 4. ADC characteristics indicate that the maximum sampling rate is 5MHz, only fast channel support 5. LSE oscillator feature to remove ESR CL limit

		6. Update typical application using 32.768kHz crystal 7. Modified resource Configuration description (The N32G4FRHC/E model supports only three I2C channels) 8. Update the input and output AC characteristics table 9. Updated recommended NRST pin protection diagram 10. Fixed TA conditions for static latch-up LU 11. Add Timer electrical characteristics section parameter table 12. Fixed SPI input clock duty cycle parameters 13. Modify the description of embedded R-SRAM hold 14. CRC calculation time changed to 1 HCLK 15. Added STOP2 wake source: RTC intrusion, NRST reset, IWDG reset wake 16. Modified the RTC real-time clock output frequency from 512Hz to 256Hz 17. Modify the figure 4-4/4-3/4-5/4-6/4-17/4-25 18. Modify Table 4-7 Built-in reference voltage 19. Add Table 4-13/4-14 Bypass mode description 20. Modify The description in 4-15/4-17/4-18/4-20/4-50 21. Modified Table 4-17 Welding deviation notes 22. Modify Table 4-22 data retention period 23. Modify static locking test criteria 24. Modified Table 4-25 description and added the description of VIH/VIL 25. Modify The description in Table 4-29 26. Modify The description in Table 4-45 27. Modify The description in Table 4-47 28. Modify The description in Table 4-18 29. Add table 4-46 ADC sampling time 30. Modify the number of EXTI edge detectors to 21 31. Modify the IWDG prescaler to 3-bit 32. Modified reset description in Key features 33. Modify The description in Table 3-1 34. Modified STOP0 mode description of the working mode of the main voltage regulator 35. Add DMA available peripheral QSPI
2022.08.30	V2.2.0	1. Modify the QFN32 package size diagram 2. Modify Table 4-34 I2C Interface Characteristics

		3. Modify the parameters related to the input ADC characteristics 4. Modify the parameters related to the ADC sampling time
2024.11.21	V2.3.0	1. Modify table1-1, QFN32 USART number 2. Modify chapter 3.2, ADC highest sampling rate 3. Modify table4-34, the minimum time for SDA data retention is 0 4. Chapter 5 Add recommended footprint 5. Add chapter 6 6. Delete Part number information chapter

8 Legal Notice

This document is the exclusive property of Nations Technologies Inc. (Hereinafter referred to as NATIONS). This document, and the product of NATIONS described herein (Hereinafter referred to as the Product) are owned by NATIONS under the laws and treaties of the People's Republic of China and other applicable jurisdictions worldwide.

NATIONS does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only.

NATIONS reserves the right to make changes, corrections, enhancements, modifications, and improvements to this document at any time without notice. Please contact NATIONS and obtain the latest version of this document before placing orders.

Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes no responsibility for the accuracy and reliability of this document.

It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NATIONS be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product.

NATIONS Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and hold NATIONS harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage.

Any express or implied warranty with regard to this document or the Product, including, but not limited to, the warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law.

Unless otherwise explicitly permitted by NATIONS, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.