

N32G401x6/x8

Product Brief

N32G401 series based on 32-bit ARM Cortex-M4F kernel, run up to 72MHz, support floating-point unit and DSP instructions, up to 64KB embedded flash, 8KB SRAM, integrated high-performance analog interface, built-in 1x12bit 4.2Msps ADC, 3x high-speed comparators, Integrated multi-channel U(S)ART, I2C, SPI and other digital communication interfaces.

Key features

CPU core

- 32-bit ARM Cortex-M4 + FPU, DSP instruction support
- Built-in 1KB instruction Cache, which support Flash acceleration unit to execute program 0 wait
- Run up to 72MHz, 90DMIPS

Encrypted memory

- Up to 64KByte of embedded Flash memory, supporting encrypted storage, multi-user partition management and data protection, 10,000 cycling and 10 years data retention.
- 8KByte of SRAM, retention in Stop2 mode, configurable in Standby mode

Power consumption mode

Support Run, Sleep, Stop0, Stop2, Standby mode

• High-performance analog interface

- 1x 12bit 4.2Msps ADC, 12/10/8/6 bits configurable, up to 16 external single-ended input channels, 3 internal single-ended input channels, support differential mode
- 3x COMP (each comparator has an internal independent 6bit DAC)

Clock

- HSE: 4MHz~32MHz external high-speed crystal
- LSE: 32.768KHz external low-speed crystal
- HSI: Internal high-speed RC 8MHz
- LSI: Internal low speed RC 40KHz
- Built-in high speed PLL
- MCO: Support 2-way clock output, configurable SYSCLK, HSI, HSE, LSI, LSE, and PLL clock output that can be divided

Reset

- Supports power-on/power-off/external pin reset
- Support watchdog reset, software reset
- Support programmable voltage detection

• Up to 39+1 GPIOs are supported

Communication interface

4x U(S)ART interfaces, including 2x USART interfaces (supporting ISO7816, IrDA, LIN) and 2x UART interfaces



- 2x SPI interfaces, master mode up to 28Mbps(without CRC), 20Mbps(with CRC), slave mode up to 32Mbps, support I²S
- 2x I2C interfaces with a rate up to 1 MHz, which can be configured in master/slave mode and support dual address response in slave mode
- 1x DMA controller, each controller supports 8 channels, channel source address and destination address can be arbitrarily configurable
- 1x RTC real-time clock, support leap year perpetual calendar, alarm clock event, periodic wake up, support internal and external clock calibration
- 1x Beeper, support complementary output, 12mA output drive capability

• Timing counter

- 2x 16-bit advanced timer counters, support input capture, complementary output, orthogonal encoding input, maximum control accuracy 7.8ns; Each timer has four independent channels, Timer1 supports 4 channels and 8 complementary PWM output, Timer8 supports 3 channels and 6 complementary PWM output
- 4x 16-bit general purpose timer counters, each timer has 4 independent channels, support input capture/output comparison /PWM output
- 1x 16-bit basic timer counter
- 1x 16-bit low power timer counter, support single pulse and double pulse counting function, can work in STOP2 mode
- 1x 24-bit SysTick
- 1x 14-bit Window Watchdog (WWDG)
- 1x 12-bit Independent Watchdog (IWDG)

• Programming mode

- Support SWD/JTAG online debugging interface
- Supports UART Bootloader

Security features

- Flash Storage encryption, Multi-user partition Management Unit (MMU)
- CRC16/32 operation
- Support write protection (WRP), multiple read protection (RDP) levels (L0/L1/L2)
- Support safe start, program encryption download, security updates
- Support external clock failure detection, tamper detection

96-bit UID and 128-bit UCID

Working conditions

- Operating voltage range: 2.4V~3.6V
- Operating temperature range: -40 °C ~ 105 °C
- ESD: ±4KV (HBM model), ±2KV (CDM model)

Encapsulation

- LQFP32(7mm x 7mm)
- LQFP48(7mm x 7mm)
- QFN20(3mm x 3mm)



- QFN28(4mm x 4mm)
- QFN32(4mm x 4mm)
- QFN32-1(5mm x 5mm)
- **−** QFN48(6mm x 6mm)
- TSSOP20(6.5mm x 4.4mm)



1 Ordering Information

Figure 1-1 N32G401 Series Part Number Information




Table 1-1 N32G401 Series Ordering Code

Ordering code (1)	Package	Package size Packaging (2)		SPQ ⁽³⁾	Temperature range	
N32G401C8L7	LQFP48	7mm*7mm	Tray	250	-40°C ~ 105°C	
N32G401C8Q7	QFN48	6mm*6mm	Tray	490	-40℃ ~105℃	
N32G401K8L7	LQFP32	7mm*7mm	Tray	250	-40℃ ~105℃	
N32G401K8Q7	QFN32	4mm*4mm	Tray	490	-40°C ~ 105°C	
N32G401K8Q7-1	QFN32-1	5mm*5mm	Tray	490	-40℃ ~105℃	
N32G401G8Q7	QFN28	4mm*4mm	Tray	490	-40°C ~ 105°C	
N32G401F8Q7	QFN20	3mm*3mm	Tube	490	-40°C ~ 105°C	
N32G401F8S7-1	TSSOP20	6.5mm*4.4mm	Tube	70	-40°C ~ 105°C	

- 1. For the latest detailed ordering information, please refer to the Selection Guide.
- 2. The packaging provided is the basic packaging. If user has any other requirements, please contact Naitons.
- 3. Minimum packaging quantity.



2 List of devices

Table 2-1 N32G401 series resource configuration


				1 au				ce configuration				
Part	t Number	N32G401 F6S7-1	N32G401 F8S7-1	N32G401 F6Q7	N32G401 F8Q7	N32G401 G6Q7		N32G401K6L7 N32G401K6Q7		N32G401 K8Q7-1	N32G401C6L7 N32G401C6Q7	N32G401C8L7
Flach c	apacity (KB)	32	64	32	64	32	64	32	64	64	32	64
	capacity (KB)								8		16	
								10				
CPU	frequency	ARM Cortex-M4F @72MHz, 90DMIPS										
working	environment		2.4~3.6V/-40~105°C									
	General		4									
ner	Advanced		2 (Timer1 supports 4 channels and 8 complementary output, Timer8 supports 3 channels and 6 complementary output)									
Timer	Basic		1									
	LPTIM		1									
·=	SPI	2										
icat Se	I2S		2									
mmunic: on interface	I2C		2									
Communicati on interface	UART		1 2									
ű	USART		2									
В	EEPER	1										
	GPIO	15+1		23	+1	25-	+1	27+1	39	+1		
	DMA							1			•	
Number	r of Channels	8 Channel										
121	bit ADC	1	1	1		1 1		1	1	1		
Numbe	r of channels	9Cha	annel	7Cha	annel	10Channel		11Channel	16Ch	annel		
(COMP	()	3								
securit	y protection	Read and write protection (RDP/WRP), storage encryption, partition protection, secure boot										
T.		TCC	TIGGODAO OFINA	OENZO	LQF	P32	OENIZO 1	LQF	FP48			
Package		TSSOP20 QFN20	N2U	QFN2	N28	QFN	N32	QFN32-1	QFI	N48		



3 Package Information


3.1 LQFP32

3.1.1 LQFP32 Pinout





3.1.2 LQFP32 Package




Tel: +86-755-86309900 Email: info@nationstech.com

Address: Nations Tower, #109 Baoshen Road, Hi-tech Park North.




3.2 LQFP483.2.1 LQFP48 Pinout





3.2.2 LQFP48 Package




Tel: +86-755-86309900 Email: info@nationstech.com

Address: Nations Tower, #109 Baoshen Road, Hi-tech Park North.




3.3 QFN20 3.3.1 QFN20 Pinout






3.3.2 QFN20 Package






3.4 QFN28 3.4.1 QFN28 Pinout






3.4.2 QFN28 Package






3.5 QFN32 3.5.1 QFN32 Pinout






3.5.2 QFN32 Package



Address: Nations Tower, #109 Baoshen Road, Hi-tech Park North. Nanshan District, Shenzhen, 518057, P.R.China




3.6 QFN32-1 3.6.1 QFN32-1 Pinout





3.6.2 QFN32 Package




Address: Nations Tower, #109 Baoshen Road, Hi-tech Park North. Nanshan District, Shenzhen, 518057, P.R.China




3.7 QFN48

3.7.1 QFN48 Pinout





3.7.2 QFN48 Package



Address: Nations Tower, #109 Baoshen Road, Hi-tech Park North.




3.8 TSSOP20 3.8.1 TSSOP20 Pinout

				1
PD0-BOOT0	1		20	PA14
PD14-OSC_IN	2		19	PA13
PD15-OSC_OUT	3		18	PA10
NRST	4		17	PA9
VDDA	5	TSSOP20	16	VDD
PA0	6	155UF2U	15	VSS
PA1	7		14	PB1
PA2	8		13	PA7
PA3	9		12	PA6
PA4	10		11	PA5
				J



3.8.2 TSSOP20 Package





4 Version history

Version	Date	Remark
V1.0.0	2023.6.6	Initial release
		1. Add N32G401K8Q7-1
V2.0.0	2024.9.1	2. Modify Part number information to ordering information, modify
		ordering information table



5 Notice

This document is the exclusive property of Nations Technologies Inc. (Hereinafter referred to as NATIONS). This document, and the product of NATIONS described herein (Hereinafter referred to as the Product) are owned by NATIONS under the laws and treaties of the People's Republic of China and other applicable jurisdictions worldwide.

NATIONS does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only.

NATIONS reserves the right to make changes, corrections, enhancements, modifications, and improvements to this document at any time without notice. Please contact NATIONS and obtain the latest version of this document before placing orders.

Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes no responsibility for the accuracy and reliability of this document.

It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NATIONS be liable for any direct, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product.

NATIONS Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and hold NATIONS harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage.

Any express or implied warranty with regard to this document or the Product, including, but not limited to, the warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law.

Unless otherwise explicitly permitted by NATIONS, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.